

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Discontinued at Digi-Key  |
| Core Processor             | ARM® Cortex®-M0+  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 25MHz   |
| Connectivity               | I²C, IrDA, SmartCard, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT   |
| Number of I/O              | 24  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 4K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V  |
| Data Converters            | A/D 4x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 32-VQFN Exposed Pad   |
| Supplier Device Package    | 32-QFN (6x6)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32hg210f32g-a-qfn32r">https://www.e-xfl.com/product-detail/silicon-labs/efm32hg210f32g-a-qfn32r</a> |

There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 and EM1.

## 2.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving for instance data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230 µDMA controller licensed from ARM.

## 2.1.5 Reset Management Unit (RMU)

The RMU is responsible for handling the reset functionality of the EFM32HG.

## 2.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32HG microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

## 2.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EFM32HG. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

## 2.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a software failure.

## 2.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

## 2.1.10 Inter-Integrated Circuit Interface (I2C)

The I<sup>2</sup>C module provides an interface between the MCU and a serial I<sup>2</sup>C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I<sup>2</sup>C module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

## 2.1.11 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

## 2.1.21 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

## 2.1.22 General Purpose Input/Output (GPIO)

In the EFM32HG210, there are 24 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 14 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.


## 2.2 Configuration Summary

The features of the EFM32HG210 is a subset of the feature set described in the EFM32HG Reference Manual. Table 2.1 (p. 6) describes device specific implementation of the features.

**Table 2.1. Configuration Summary**


| Module     | Configuration                             | Pin Connections                 |
|------------|---|---------------------------------|
| Cortex-M0+ | Full configuration                        | NA                              |
| DBG        | Full configuration                        | DBG_SWCLK, DBG_SWDIO,           |
| MSC        | Full configuration                        | NA                              |
| DMA        | Full configuration                        | NA                              |
| RMU        | Full configuration                        | NA                              |
| EMU        | Full configuration                        | NA                              |
| CMU        | Full configuration                        | CMU_OUT0, CMU_OUT1              |
| WDOG       | Full configuration                        | NA                              |
| PRS        | Full configuration                        | NA                              |
| I2C0       | Full configuration                        | I2C0_SDA, I2C0_SCL              |
| USART0     | Full configuration with IrDA and I2S      | US0_TX, US0_RX, US0_CLK, US0_CS |
| USART1     | Full configuration with I2S and IrDA      | US1_TX, US1_RX, US1_CLK, US1_CS |
| LEUART0    | Full configuration                        | LEU0_TX, LEU0_RX                |
| TIMER0     | Full configuration with DTI               | TIM0_CC[2:0], TIM0_CDTI[2:0]    |
| TIMER1     | Full configuration                        | TIM1_CC[2:0]                    |
| TIMER2     | Full configuration                        | TIM2_CC[2:0]                    |
| RTC        | Full configuration                        | NA                              |
| PCNT0      | Full configuration, 16-bit count register | PCNT0_S[1:0]                    |
| ACMP0      | Full configuration                        | ACMP0_CH[1:0], ACMP0_O          |
| VCMP       | Full configuration                        | NA                              |
| ADC0       | Full configuration                        | ADC0_CH[7:4]                    |

**Figure 3.5. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 6.6 MHz**




### 3.4.2 EM1 Current Consumption


**Figure 3.6. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 24 MHz**




**Figure 3.7. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 21 MHz**




**Figure 3.8. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 14 MHz**




**Figure 3.15. Typical High-Level Output Current, 2V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.16. Typical Low-Level Output Current, 3V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.17. Typical High-Level Output Current, 3V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.18. Typical Low-Level Output Current, 3.8V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST






GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = STANDARD



GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.22. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature****Figure 3.23. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature****Figure 3.24. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature**

**Table 3.18. IDAC Range 1 Source**

| Symbol      | Parameter                                     | Condition                         | Min | Typ  | Max | Unit            |
|-------------|---|-----------------------------------|-----|------|-----|-----------------|
| $I_{IDAC}$  | Active current with STEPSEL=0x10              | EM0, default settings             |     | 14.4 |     | $\mu A$         |
|             |   | Duty-cycled                       |     | 10   |     | nA              |
| $I_{0x10}$  | Nominal IDAC output current with STEPSEL=0x10 |                                   |     | 3.2  |     | $\mu A$         |
| $I_{STEP}$  | Step size                                     |                                   |     | 0.1  |     | $\mu A$         |
| $I_D$       | Current drop at high impedance load           | $V_{IDAC\_OUT} = V_{DD} - 100mV$  |     | 0.75 |     | %               |
| $TC_{IDAC}$ | Temperature coefficient                       | $V_{DD} = 3.0 V$ , STEPSEL=0x10   |     | 0.7  |     | nA/ $^{\circ}C$ |
| $VC_{IDAC}$ | Voltage coefficient                           | $T = 25 ^{\circ}C$ , STEPSEL=0x10 |     | 38.4 |     | nA/V            |

**Table 3.19. IDAC Range 1 Sink**


| Symbol      | Parameter                                     | Condition                         | Min | Typ  | Max | Unit            |
|-------------|---|-----------------------------------|-----|------|-----|-----------------|
| $I_{IDAC}$  | Active current with STEPSEL=0x10              | EM0, default settings             |     | 19.4 |     | $\mu A$         |
| $I_{0x10}$  | Nominal IDAC output current with STEPSEL=0x10 |                                   |     | 3.2  |     | $\mu A$         |
| $I_{STEP}$  | Step size                                     |                                   |     | 0.1  |     | $\mu A$         |
| $I_D$       | Current drop at high impedance load           | $V_{IDAC\_OUT} = 200 mV$          |     | 0.32 |     | %               |
| $TC_{IDAC}$ | Temperature coefficient                       | $V_{DD} = 3.0 V$ , STEPSEL=0x10   |     | 0.7  |     | nA/ $^{\circ}C$ |
| $VC_{IDAC}$ | Voltage coefficient                           | $T = 25 ^{\circ}C$ , STEPSEL=0x10 |     | 40.9 |     | nA/V            |

**Table 3.20. IDAC Range 2 Source**


| Symbol      | Parameter                                     | Condition                         | Min | Typ  | Max | Unit            |
|-------------|---|-----------------------------------|-----|------|-----|-----------------|
| $I_{IDAC}$  | Active current with STEPSEL=0x10              | EM0, default settings             |     | 17.3 |     | $\mu A$         |
|             |   | Duty-cycled                       |     | 10   |     | nA              |
| $I_{0x10}$  | Nominal IDAC output current with STEPSEL=0x10 |                                   |     | 8.5  |     | $\mu A$         |
| $I_{STEP}$  | Step size                                     |                                   |     | 0.5  |     | $\mu A$         |
| $I_D$       | Current drop at high impedance load           | $V_{IDAC\_OUT} = V_{DD} - 100mV$  |     | 1.22 |     | %               |
| $TC_{IDAC}$ | Temperature coefficient                       | $V_{DD} = 3.0 V$ , STEPSEL=0x10   |     | 2.8  |     | nA/ $^{\circ}C$ |
| $VC_{IDAC}$ | Voltage coefficient                           | $T = 25 ^{\circ}C$ , STEPSEL=0x10 |     | 96.6 |     | nA/V            |

**Table 3.21. IDAC Range 2 Sink**


| Symbol     | Parameter                        | Condition             | Min | Typ  | Max | Unit    |
|------------|----------------------------------|-----------------------|-----|------|-----|---------|
| $I_{IDAC}$ | Active current with STEPSEL=0x10 | EM0, default settings |     | 29.3 |     | $\mu A$ |

**Figure 3.34. IDAC Source Current as a function of voltage on IDAC\_OUT**


Range 0




Range 1





Range 2



Range 3

**Figure 3.37. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1**

Current consumption, HYSTSEL = 4

Response time ,  $V_{cm} = 1.25V$ , CP+ to CP- = 100mV

Hysteresis

| QFN32 Pin# and Name |          | Pin Alternate Functionality / Description  |  |  |  |
|---------------------|----------|--|--|--|--|
| Pin #               | Pin Name | Analog   | Timers   | Communication  | Other                                    |
|                     |          |  | TIM0_CC1 #0/1  |  | PRS_CH1 #0                               |
| 3                   | PA2      |  | TIM0_CC2 #0/1  |  | CMU_CLK0 #0                              |
| 4                   | IOVDD_0  | Digital IO power supply 0.   |  |  |  |
| 5                   | PC0      | ACMP0_CH0  | TIM0_CC1 #4<br>PCNT0_S0IN #2                                   | US0_TX #5/6<br>US1_TX #0<br>US1_CS #5<br>I2C0_SDA #4 | PRS_CH2 #0                               |
| 6                   | PC1      | ACMP0_CH1  | TIM0_CC2 #4<br>PCNT0_S1IN #2                                   | US0_RX #5/6<br>US1_TX #5<br>US1_RX #0<br>I2C0_SCL #4 | PRS_CH3 #0                               |
| 7                   | PB7      | LFXTAL_P   | TIM1_CC0 #3  | US0_TX #4<br>US1_CLK #0                              |  |
| 8                   | PB8      | LFXTAL_N   | TIM1_CC1 #3  | US0_RX #4<br>US1_CS #0                               |  |
| 9                   | RESETn   | Reset input, active low.<br>To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |
| 10                  | PB11     | IDAC0_OUT  | TIM1_CC2 #3<br>PCNT0_S1IN #4                                   | US1_CLK #4   | CMU_CLK1 #3<br>ACMP0_O #3                |
| 11                  | AVDD_2   | Analog power supply 2.   |  |  |  |
| 12                  | PB13     | HFXTAL_P   |  | US0_CLK #4/5<br>LEU0_TX #1                           |  |
| 13                  | PB14     | HFXTAL_N   |  | US0_CS #4/5<br>LEU0_RX #1                            |  |
| 14                  | IOVDD_3  | Digital IO power supply 3.   |  |  |  |
| 15                  | AVDD_0   | Analog power supply 0.   |  |  |  |
| 16                  | PD4      | ADC0_CH4   |  | LEU0_TX #0   |  |
| 17                  | PD5      | ADC0_CH5   |  | LEU0_RX #0   |  |
| 18                  | PD6      | ADC0_CH6   | TIM1_CC0 #4<br>PCNT0_S0IN #3                                   | US1_RX #2/3<br>I2C0_SDA #1                           | ACMP0_O #2                               |
| 19                  | PD7      | ADC0_CH7   | TIM1_CC1 #4<br>PCNT0_S1IN #3                                   | US1_TX #2/3<br>I2C0_SCL #1                           | CMU_CLK0 #2                              |
| 20                  | VDD_DREG | Power supply for on-chip voltage regulator.  |  |  |  |
| 21                  | DECOPPLE | Decouple output for on-chip voltage regulator. An external capacitance of size C <sub>DECOPPLE</sub> is required at this pin.  |  |  |  |
| 22                  | PC13     |  | TIM0_CDTI0 #1/6<br>TIM1_CC0 #0<br>TIM1_CC2 #4<br>PCNT0_S0IN #0 |  |  |
| 23                  | PC14     |  | TIM0_CDTI1 #1/6<br>TIM1_CC1 #0<br>PCNT0_S1IN #0                | US0_CS #3<br>US1_CS #3/4<br>LEU0_TX #5               | PRS_CH0 #2                               |
| 24                  | PC15     |  | TIM0_CDTI2 #1/6<br>TIM1_CC2 #0                                 | US0_CLK #3<br>US1_CLK #3<br>LEU0_RX #5               | PRS_CH1 #2                               |
| 25                  | PF0      |  | TIM0_CC0 #5  | US1_CLK #2<br>LEU0_TX #3<br>I2C0_SDA #5              | DBG_SWCLK #0<br>BOOT_TX                  |
| 26                  | PF1      |  | TIM0_CC1 #5  | US1_CS #2<br>LEU0_RX #3<br>I2C0_SCL #5               | DBG_SWADIO #0<br>GPIO_EM4WU3<br>BOOT_RX  |
| 27                  | PF2      |  | TIM0_CC2 #5/6<br>TIM2_CC0 #3                                   | US1_TX #4<br>LEU0_TX #4                              | CMU_CLK0 #3<br>PRS_CH0 #3<br>GPIO_EM4WU4 |

Note:

1. Dimensioning & tolerancing confirm to ASME Y14.5M-1994.
2. All dimensions are in millimeters. Angles are in degrees.
3. Dimension 'b' applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip. Dimension L1 represents terminal full back from package edge up to 0.1 mm is acceptable.
4. Coplanarity applies to the exposed heat slug as well as the terminal.
5. Radius on terminal is optional

**Table 4.4. QFN32 (Dimensions in mm)**

| Symbol | A    | A1   | A3           | b    | D           | E           | D2   | E2   | e           | L    | L1   | aaa  | bbb  | ccc  | ddd  | eee  |
|--------|------|------|--------------|------|-------------|-------------|------|------|-------------|------|------|------|------|------|------|------|
| Min    | 0.80 | 0.00 | 0.203<br>REF | 0.25 | 6.00<br>BSC | 6.00<br>BSC | 4.30 | 4.30 | 0.65<br>BSC | 0.30 | 0.00 | 0.10 | 0.10 | 0.10 | 0.05 | 0.08 |
| Nom    | 0.85 | -    |              | 0.30 |             |             | 4.40 | 4.40 |             | 0.35 |      |      |      |      |      |      |
| Max    | 0.90 | 0.05 |              | 0.35 |             |             | 4.50 | 4.50 |             | 0.40 | 0.10 |      |      |      |      |      |

The QFN32 package uses matte-Sn post plated leadframe.


All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see:  
<http://www.silabs.com/support/quality/pages/default.aspx>

## 5 PCB Layout and Soldering


### 5.1 Recommended PCB Layout

**Figure 5.1. QFN32 PCB Land Pattern**



**Table 5.1. QFN32 PCB Land Pattern Dimensions (Dimensions in mm)**

| Symbol | Dim. (mm) | Symbol | Pin number | Symbol | Pin number |
|--------|-----------|--------|------------|--------|------------|
| a      | 0.80      | P1     | 1          | P6     | 24         |
| b      | 0.35      | P2     | 8          | P7     | 25         |
| c      | 0.65      | P3     | 26         | P8     | 32         |
| d      | 6.00      | P4     | 16         | P9     | 33         |
| e      | 6.00      | P5     | 17         | -      | -          |
| f      | 4.40      | -      | -          | -      | -          |
| g      | 4.40      | -      | -          | -      | -          |

**Figure 5.3. QFN32 PCB Stencil Design****Table 5.3. QFN32 PCB Stencil Design Dimensions (Dimensions in mm)**

| Symbol | Dim. (mm) |
|--------|-----------|
| a      | 0.70      |
| b      | 0.25      |
| c      | 0.65      |
| d      | 6.00      |
| e      | 6.00      |
| x      | 1.30      |
| y      | 1.30      |
| z      | 0.50      |

1. The drawings are not to scale.
2. All dimensions are in millimeters.
3. All drawings are subject to change without notice.
4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
5. Stencil thickness 0.125 mm.
6. For detailed pin-positioning, see Figure 4.2 (p. 56) .

## 5.2 Soldering Information

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.

Place as many and as small as possible vias underneath each of the solder patches under the ground pad.

## 7.4 Revision 0.20

December 11th, 2014

Preliminary Release.

## B Contact Information

**Silicon Laboratories Inc.**  
400 West Cesar Chavez  
Austin, TX 78701

Please visit the Silicon Labs Technical Support web page:  
<http://www.silabs.com/support/pages/contacttechnicalsupport.aspx>  
and register to submit a technical support request.

## List of Tables

|   |    |
|---|----|
| 1.1. Ordering Information .....                                   | 2  |
| 2.1. Configuration Summary .....                                  | 6  |
| 3.1. Absolute Maximum Ratings .....                               | 8  |
| 3.2. General Operating Conditions .....                           | 8  |
| 3.3. Current Consumption .....                                    | 9  |
| 3.4. Energy Modes Transitions .....                               | 17 |
| 3.5. Power Management .....                                       | 18 |
| 3.6. Flash .....  | 18 |
| 3.7. GPIO .....   | 18 |
| 3.8. LF XO .....  | 27 |
| 3.9. HF XO .....  | 27 |
| 3.10. LFR CO .....  | 28 |
| 3.11. HFR CO .....  | 29 |
| 3.12. AUXHFRCO .....  | 31 |
| 3.13. USHFRCO .....   | 32 |
| 3.14. ULFRCO .....  | 32 |
| 3.15. ADC .....   | 32 |
| 3.16. IDAC Range 0 Source .....                                   | 42 |
| 3.17. IDAC Range 0 Sink .....                                     | 42 |
| 3.18. IDAC Range 1 Source .....                                   | 43 |
| 3.19. IDAC Range 1 Sink .....                                     | 43 |
| 3.20. IDAC Range 2 Source .....                                   | 43 |
| 3.21. IDAC Range 2 Sink .....                                     | 43 |
| 3.22. IDAC Range 3 Source .....                                   | 44 |
| 3.23. IDAC Range 3 Sink .....                                     | 44 |
| 3.24. IDAC .....  | 44 |
| 3.25. ACMP .....  | 47 |
| 3.26. VCMP .....  | 49 |
| 3.27. I2C Standard-mode (Sm) .....                                | 49 |
| 3.28. I2C Fast-mode (Fm) .....                                    | 50 |
| 3.29. I2C Fast-mode Plus (Fm+) .....                              | 50 |
| 3.30. Digital Peripherals .....                                   | 50 |
| 4.1. Device Pinout .....  | 52 |
| 4.2. Alternate functionality overview .....                       | 54 |
| 4.3. GPIO Pinout .....  | 56 |
| 4.4. QFN32 (Dimensions in mm) .....                               | 57 |
| 5.1. QFN32 PCB Land Pattern Dimensions (Dimensions in mm) .....   | 58 |
| 5.2. QFN32 PCB Solder Mask Dimensions (Dimensions in mm) .....    | 59 |
| 5.3. QFN32 PCB Stencil Design Dimensions (Dimensions in mm) ..... | 60 |

# silabs.com

