

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Last Time Buy
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LVD, POR, PS2, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc100lc1bn">https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc100lc1bn</a>

## Contents

1	GENERAL DESCRIPTION .....	7
2	FEATURES .....	8
2.1	NuMicro™ NUC100 Features – Advanced Line .....	8
3	PARTS INFORMATION LIST AND PIN CONFIGURATION .....	12
3.1	NuMicro™ NUC100 Products Selection Guide .....	12
3.1.1	NuMicro™ NUC100 Medium Density Advance Line Selection Guide .....	12
3.1.2	NuMicro™ NUC100 Low Density Advance Line Selection Guide .....	12
3.2	Pin Configuration .....	13
3.2.1	NuMicro™ NUC100 Medium Density Pin Diagram .....	13
3.2.2	NuMicro™ NUC100 Low Density Pin Diagram .....	16
4	BLOCK DIAGRAM .....	18
4.1	NuMicro™ NUC100 Medium Density Block Diagram .....	18
4.2	NuMicro™ NUC100 Low Density Block Diagram .....	19
5	FUNCTIONAL DESCRIPTION .....	20
5.1	ARM® Cortex™-M0 Core .....	20
5.2	System Manager .....	22
5.2.1	Overview .....	22
5.2.2	System Reset .....	22
5.2.3	System Power Distribution .....	23
5.2.4	System Memory Map .....	24
5.2.5	System Timer (SysTick) .....	26
5.2.6	Nested Vectored Interrupt Controller (NVIC) .....	27
5.3	Clock Controller .....	31
5.3.1	Overview .....	31
5.3.2	Clock Generator .....	33
5.3.3	System Clock and SysTick Clock .....	34
5.3.4	Peripherals Clock .....	35
5.3.5	Power Down Mode Clock .....	35
5.3.6	Frequency Divider Output .....	36
5.4	General Purpose I/O (GPIO) .....	37
5.4.1	Overview .....	37
5.4.2	Features .....	37
5.5	I <sup>2</sup> C Serial Interface Controller (Master/Slave) (I <sup>2</sup> C) .....	38
5.5.1	Overview .....	38
5.5.2	Features .....	39
5.6	PWM Generator and Capture Timer (PWM) .....	40
5.6.1	Overview .....	40
5.6.2	Features .....	41
5.7	Real Time Clock (RTC) .....	42
5.7.1	Overview .....	42

## Figures

Figure 3-1 NuMicro™ NUC100 Medium Density LQFP 100-pin Pin Diagram .....	13
Figure 3-2 NuMicro™ NUC100 Medium Density LQFP 64-pin Pin Diagram .....	14
Figure 3-3 NuMicro™ NUC100 Medium Density LQFP 48-pin Pin Diagram .....	15
Figure 3-4 NuMicro™ NUC100 Low Density LQFP 64-pin Pin Diagram.....	16
Figure 3-5 NuMicro™ NUC100 Low Density LQFP 48-pin Pin Diagram.....	17
Figure 4-1 NuMicro™ NUC100 Medium Density Block Diagram .....	18
Figure 4-2 NuMicro™ NUC100 Low Density Block Diagram .....	19
Figure 5-1 Functional Controller Diagram .....	20
Figure 5-3 NuMicro™ NUC100 Power Distribution Diagram.....	23
Figure 5-4 Clock generator global view diagram .....	32
Figure 5-5 Clock generator block diagram.....	33
Figure 5-6 System Clock Block Diagram .....	34
Figure 5-7 SysTick Clock Control Block Diagram .....	34
Figure 5-8 Clock Source of Frequency Divider .....	36
Figure 5-9 Block Diagram of Frequency Divider .....	36
Figure 5-10 I <sup>2</sup> C Bus Timing .....	38
Figure 5-11 Timing of Interrupt and Reset Signal .....	46
Figure 7-1 Typical Crystal Application Circuit .....	74
Figure 7-2 SPI Master dynamic characteristics timing.....	81
Figure 7-3 SPI Slave dynamic characteristics timing.....	81



## 1 GENERAL DESCRIPTION

The NuMicro™ NUC100 Series is 32-bit microcontrollers with embedded ARM® Cortex™-M0 core for industrial control and applications which need rich communication interfaces. The Cortex™-M0 is the newest ARM® embedded processor with 32-bit performance and at a cost equivalent to traditional 8-bit microcontroller. NuMicro™ NUC100 Series includes NUC100, NUC120, NUC130 and NUC140 product line.

The NuMicro™ NUC100 Advanced Line embeds Cortex™-M0 core running up to 50 MHz with 32K/64K/128K-byte embedded flash, 4K/8K/16K-byte embedded SRAM, and 4K-byte loader ROM for the ISP. It also equips with plenty of peripheral devices, such as Timers, Watchdog Timer, RTC, PDMA, UART, SPI, I<sup>2</sup>C, I<sup>2</sup>S, PWM Timer, GPIO, PS/2, 12-bit ADC, Analog Comparator, Low Voltage Reset Controller and Brown-Out Detector.

Product Line	UART	SPI	I <sup>2</sup> C	USB	LIN	CAN	PS/2	I <sup>2</sup> S
NUC100	•	•	•				•	•
NUC120	•	•	•	•			•	•
NUC130	•	•	•		•	•	•	•
NUC140	•	•	•	•	•	•	•	•

Table 1-1 Connectivity Supported Table

## 2 FEATURES

The equipped features are dependent on the product line and their sub products.

### 2.1 NuMicro™ NUC100 Features – Advanced Line

- Core
  - ARM® Cortex™-M0 core runs up to 50 MHz
  - One 24-bit system timer
  - Supports low power sleep mode
  - Single-cycle 32-bit hardware multiplier
  - NVIC for the 32 interrupt inputs, each with 4-levels of priority
  - Serial Wire Debug supports with 2 watchpoints/4 breakpoints
- Build-in LDO for wide operating voltage ranges from 2.5 V to 5.5 V
- Flash Memory
  - 32K/64K/128K bytes Flash for program code (128KB only support in NuMicro™ NUC100/NUC120 Medium Density)
  - 4KB flash for ISP loader
  - Support In-system program (ISP) application code update
  - 512 byte page erase for flash
  - Configurable data flash address and size for 128KB system, fixed 4KB data flash for the 32KB and 64KB system
  - Support 2 wire ICP update through SWD/ICE interface
  - Support fast parallel programming mode by external programmer
- SRAM Memory
  - 4K/8K/16K bytes embedded SRAM (16KB only support in NuMicro™ NUC100/NUC120 Medium Density)
  - Support PDMA mode
- PDMA (Peripheral DMA)
  - Support 9 channels PDMA for automatic data transfer between SRAM and peripherals (Only support 1 channel in NuMicro™ NUC100/NUC120 Low Density)
- Clock Control
  - Flexible selection for different applications
  - Built-in 22.1184 MHz high speed OSC for system operation
    - ◆ Trimmed to  $\pm 1\%$  at  $+25\text{ }^{\circ}\text{C}$  and  $V_{DD} = 5\text{ V}$
    - ◆ Trimmed to  $\pm 3\%$  at  $-40\text{ }^{\circ}\text{C} \sim +85\text{ }^{\circ}\text{C}$  and  $V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$
  - Built-in 10 kHz low speed OSC for Watchdog Timer and Wake-up operation
  - Support one PLL, up to 50 MHz, for high performance system operation
  - External 4~24 MHz high speed crystal input for precise timing operation
  - External 32.768 kHz low speed crystal input for RTC function and low power system operation
- GPIO
  - Four I/O modes:
    - ◆ Quasi bi-direction
    - ◆ Push-Pull output
    - ◆ Open-Drain output
    - ◆ Input only with high impedance

- Analog Comparator
  - Up to two analog comparators
  - External input or internal bandgap voltage selectable at negative node
  - Interrupt when compare result change
  - Power down wake-up
- One built-in temperature sensor with 1°C resolution
- Brown-Out detector
  - With 4 levels: 4.5 V/3.8 V/2.7 V/2.2 V
  - Support Brown-Out Interrupt and Reset option
- Low Voltage Reset
  - Threshold voltage levels: 2.0 V
- Operating Temperature: -40°C~85°C
- Packages:
  - All Green package (RoHS)
  - LQFP 100-pin / 64-pin / 48-pin (100-pin for NuMicro™ NUC100/NUC120 Medium Density Only)



### 3.2 Pin Configuration

#### 3.2.1 NuMicro™ NUC100 Medium Density Pin Diagram

##### 3.2.1.1 NuMicro™ NUC100 Medium Density LQFP 100 pin




Figure 3-1 NuMicro™ NUC100 Medium Density LQFP 100-pin Pin Diagram



3.2.1.3 NuMicro™ NUC100 Medium Density LQFP 48 pin




Figure 3-3 NuMicro™ NUC100 Medium Density LQFP 48-pin Pin Diagram



### 5.2.5 System Timer (SysTick)

The Cortex-M0 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.

When system timer is enabled, it will count down from the value in the SysTick Current Value Register (SYST\_CVR) to zero, and reload (wrap) to the value in the SysTick Reload Value Register (SYST\_RVR) on the next clock cycle, then decrement on subsequent clocks. When the counter transitions to zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

The SYST\_CVR value is UNKNOWN on reset. Software should write to the register to clear it to zero before enabling the feature. This ensures the timer will count from the SYST\_RVR value rather than an arbitrary value when it is enabled.

If the SYST\_RVR is zero, the timer will be maintained with a current value of zero after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the documents “ARM® Cortex™-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.

### 5.5.2 Features

The I<sup>2</sup>C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- Master/Slave mode
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- Built-in a 14-bit time-out counter will request the I<sup>2</sup>C interrupt if the I<sup>2</sup>C bus hangs up and timer-out counter overflows.
- External pull-up are needed for high output
- Programmable clocks allow versatile rate control
- Supports 7-bit addressing mode
- I<sup>2</sup>C-bus controllers support multiple address recognition ( Four slave address with mask option)

## 5.15 Analog Comparator (CMP)

### 5.15.1 Overview

NuMicro™ NUC100 Series contains two comparators. The comparators can be used in a number of different configurations. The comparator output is a logical one when positive input greater than negative input, otherwise the output is a zero. Each comparator can be configured to cause an interrupt when the comparator output value changes. The block diagram is shown in **Error! Reference source not found.**

### 5.15.2 Features

- Analog input voltage range: 0~5.0 V
- Hysteresis function supported
- Two analog comparators with optional internal reference voltage input at negative end
- One interrupt vector for both comparators

## 6 FLASH MEMORY CONTROLLER (FMC)

### 6.1 Overview

NuMicro™ NUC100 Series equips with 128/64/32K bytes on chip embedded Flash for application program memory (APROM) that can be updated through ISP procedure. In System Programming (ISP) function enables user to update program memory when chip is soldered on PCB. After chip power on, Cortex-M0 CPU fetches code from APROM or LDROM decided by boot select (CBS) in Config0. By the way, NuMicro™ NUC100 Series also provides additional DATA Flash for user, to store some application dependent data before chip power off. For 128K bytes APROM device, the data flash is shared with original 128K program memory and its start address is configurable and defined by user application request in Config1. For 64K/32K bytes APROM device, the data flash is fixed at 4K.

### 6.2 Features

- Run up to 50 MHz with zero wait state for continuous address read access
- 128/64/32KB application program memory (APROM) (NuMicro™ NUC100/NUC120 Low Density only support up to 64KB size)
- 4KB in system programming (ISP) loader program memory (LDROM)
- Configurable or fixed 4KB data flash with 512 bytes page erase unit
- Programmable data flash start address for 128K APROM device
- In System Program (ISP) to update on chip Flash

## 7.2 DC Electrical Characteristics

### 7.2.1 NuMicro™ NUC100/NUC120 Medium Density DC Electrical Characteristics

( $V_{DD}-V_{SS}=3.3$  V,  $T_A = 25^\circ\text{C}$ ,  $F_{OSC} = 50$  MHz unless otherwise specified.)

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Operation voltage	$V_{DD}$	2.5		5.5	V	$V_{DD} = 2.5$ V ~ 5.5 V up to 50 MHz
Power Ground	$V_{SS}$ $AV_{SS}$	-0.3			V	
LDO Output Voltage	$V_{LDO}$	-10%	2.5	+10%	V	$V_{DD} > 2.7$ V
Analog Operating Voltage	$AV_{DD}$	0		$V_{DD}$	V	
Analog Reference Voltage	$V_{ref}$	0		$AV_{DD}$	V	
Operating Current Normal Run Mode @ 50 MHz	$I_{DD1}$		54		mA	$V_{DD} = 5.5$ V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	$I_{DD2}$		31		mA	$V_{DD} = 5.5$ V@ 50 MHz, disable all IP and enable PLL, XTAL=12 MHz
	$I_{DD3}$		51		mA	$V_{DD} = 3$ V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	$I_{DD4}$		28		mA	$V_{DD} = 3$ V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
Operating Current Normal Run Mode @ 12 MHz	$I_{DD5}$		22		mA	$V_{DD} = 5.5$ V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz
	$I_{DD6}$		14		mA	$V_{DD} = 5.5$ V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
	$I_{DD7}$		20		mA	$V_{DD} = 3$ V@12MHz, enable all IP and disable PLL, XTAL=12 MHz

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
	I <sub>DD8</sub>		11.5		mA	V <sub>DD</sub> = 3 V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
Operating Current Normal Run Mode @ 4 MHz	I <sub>DD9</sub>		13.5		mA	V <sub>DD</sub> = 5 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
	I <sub>DD10</sub>		10		mA	V <sub>DD</sub> = 5 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
	I <sub>DD11</sub>		12		mA	V <sub>DD</sub> = 3 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
	I <sub>DD12</sub>		8		mA	V <sub>DD</sub> = 3 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
Operating Current Idle Mode @ 50 MHz	I <sub>IDLE1</sub>		30		mA	V <sub>DD</sub> = 5.5 V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	I <sub>IDLE2</sub>		13		mA	V <sub>DD</sub> = 5.5 V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
	I <sub>IDLE3</sub>		28		mA	V <sub>DD</sub> = 3 V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	I <sub>IDLE4</sub>		12		mA	V <sub>DD</sub> = 3 V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
Operating Current Idle Mode @ 12 MHz	I <sub>IDLE5</sub>		11		mA	V <sub>DD</sub> = 5.5 V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz
	I <sub>IDLE6</sub>		5		mA	V <sub>DD</sub> = 5.5 V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
	I <sub>IDLE7</sub>		10		mA	V <sub>DD</sub> = 3 V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz



PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Bandgap voltage	V <sub>BG</sub>	1.20	1.26	1.32	V	V <sub>DD</sub> = 2.5 V~5.5 V


Note:

1. /RESET pin is a Schmitt trigger input.
2. Crystal Input is a CMOS input.
3. Pins of PA, PB, PC, PD and PE can source a transition current when they are being externally driven from 1 to 0. In the condition of V<sub>DD</sub>=5.5 V, the transition current reaches its maximum value when V<sub>IN</sub> approximates to 2 V.




3. XTAL clock = 12 MHz, PLL enable, all-IP disable

Unit: mA



4. XTAL clock = 12 MHz, PLL enable, all-IP enable

Unit: mA








**7.2.4 Idle Current Curve**


1. XTAL clock = 12 MHz, PLL disable, all-IP disable

Unit: mA




2. XTAL clock = 12 MHz, PLL disable, all-IP enable

Unit: mA



7.3 AC Electrical Characteristics



Note: Duty cycle is 50%.

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
t <sub>CHCX</sub>	Clock High Time		20	-	-	nS
t <sub>CLCX</sub>	Clock Low Time		20	-	-	nS
t <sub>CLCH</sub>	Clock Rise Time		-	-	10	nS
t <sub>CHCL</sub>	Clock Fall Time		-	-	10	nS

7.3.1 External 4~24 MHz High Speed Crystal

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Input clock frequency	External crystal	4	12	24	MHz
Temperature	-	-40	-	85	°C
V <sub>DD</sub>	-	2.5	5	5.5	V
Operating current	12 MHz@ V <sub>DD</sub> = 5V	-	1	-	mA

7.3.1.1 Typical Crystal Application Circuits

CRYSTAL	C1	C2	R
4 MHz ~ 24 MHz	without	without	without

#### 7.4.2 Specification of LDO and Power management

PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
Input Voltage	2.7	5	5.5	V	V <sub>DD</sub> input voltage
Output Voltage	-10%	2.5	+10%	V	V <sub>DD</sub> > 2.7 V
Temperature	-40	25	85	°C	
Cbp	-	1	-	uF	Resr=1ohm

Note:

1. It is recommended that a 10uF or higher capacitor and a 100nF bypass capacitor are connected between V<sub>DD</sub> and the closest V<sub>SS</sub> pin of the device.
2. For ensuring power stability, a 1uF or higher capacitor must be connected between LDO pin and the closest V<sub>SS</sub> pin of the device.

### 7.4.3 Specification of Low Voltage Reset

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	1.7	-	5.5	V
Quiescent current	V <sub>DD</sub> =5.5 V	-	-	5	uA
Temperature	-	-40	25	85	°C
Threshold voltage	Temperature=25°C	1.7	2.0	2.3	V
	Temperature=-40°C	-	2.4	-	V
	Temperature=85°C	-	1.6	-	V
Hysteresis	-	0	0	0	V

### 7.4.4 Specification of Brown-Out Detector

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	2.5	-	5.5	V
Quiescent current	AV <sub>DD</sub> =5.5 V	-	-	125	μA
Temperature	-	-40	25	85	°C
Brown-Out voltage	BOV_VL[1:0]=11	4.3	4.5	4.7	V
	BOV_VL [1:0]=10	3.6	3.8	4.0	V
	BOV_VL [1:0]=01	2.6	2.7	2.8	V
	BOV_VL [1:0]=00	2.1	2.2	2.3	V
Hysteresis	-	30	-	150	mV

### 7.4.5 Specification of Power-On Reset (5 V)

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Temperature	-	-40	25	85	°C
Reset voltage	V+	-	2	-	V
Quiescent current	V <sub>in</sub> >reset voltage	-	1	-	nA

## 7.6 SPI Dynamic Characteristics

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
SPI master mode ( $V_{DD} = 4.5V \sim 5.5V$ , 30pF loading Capacitor)					
$t_{DS}$	Data setup time	26	18	-	ns
$t_{DH}$	Data hold time	0	-	-	ns
$t_V$	Data output valid time	-	4	6	ns
SPI master mode ( $V_{DD} = 3.0V \sim 3.6V$ , 30pF loading Capacitor)					
$t_{DS}$	Data setup time	39	26	-	ns
$t_{DH}$	Data hold time	0	-	-	ns
$t_V$	Data output valid time	-	6	10	ns
SPI slave mode ( $V_{DD} = 4.5V \sim 5.5V$ , 30pF loading Capacitor)					
$t_{DS}$	Data setup time	0	-	-	ns
$t_{DH}$	Data hold time	$2 \cdot PCLK + 4$	-	-	ns
$t_V$	Data output valid time	-	$2 \cdot PCLK + 19$	$2 \cdot PCLK + 27$	ns
SPI slave mode ( $V_{DD} = 3.0V \sim 3.6V$ , 30pF loading Capacitor)					
$t_{DS}$	Data setup time	0	-	-	ns
$t_{DH}$	Data hold time	$2 \cdot PCLK + 8$	-	-	ns
$t_V$	Data output valid time	-	$2 \cdot PCLK + 27$	$2 \cdot PCLK + 40$	ns