

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Last Time Buy
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LVD, POR, PS2, PWM, WDT
Number of I/O	49
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc100rd1bn



### 1 GENERAL DESCRIPTION

The NuMicro™ NUC100 Series is 32-bit microcontrollers with embedded ARM<sup>®</sup> Cortex™-M0 core for industrial control and applications which need rich communication interfaces. The Cortex™-M0 is the newest ARM<sup>®</sup> embedded processor with 32-bit performance and at a cost equivalent to traditional 8-bit microcontroller. NuMicro™ NUC100 Series includes NUC100, NUC120, NUC130 and NUC140 product line.

The NuMicro™ NUC100 Advanced Line embeds Cortex™-M0 core running up to 50 MHz with 32K/64K/128K-byte embedded flash, 4K/8K/16K-byte embedded SRAM, and 4K-byte loader ROM for the ISP. It also equips with plenty of peripheral devices, such as Timers, Watchdog Timer, RTC, PDMA, UART, SPI, I²C, I²S, PWM Timer, GPIO, PS/2, 12-bit ADC, Analog Comparator, Low Voltage Reset Controller and Brown-Out Detector.

Product Line	UART	SPI	I <sup>2</sup> C	USB	LIN	CAN	PS/2	I <sup>2</sup> S
NUC100	•	•	•				•	•
NUC120	•	•	•	•			•	•
NUC130	•	•	•		•	•	•	•
NUC140	•	•	•	•	•	•	•	•

Table 1-1 Connectivity Supported Table

# NuMicro™ NUC100 Data Sheet

# nuvoton

- Analog Comparator
  - Up to two analog comparators
  - External input or internal bandgap voltage selectable at negative node
  - Interrupt when compare result change
  - Power down wake-up
- One built-in temperature sensor with 1<sup>°</sup>C resolution
- Brown-Out detector
  - With 4 levels: 4.5 V/3.8 V/2.7 V/2.2 V
  - Support Brown-Out Interrupt and Reset option
- Low Voltage Reset
  - Threshold voltage levels: 2.0 V
- Operating Temperature: -40°C~85°C
- Packages:
  - All Green package (RoHS)
  - LQFP 100-pin / 64-pin / 48-pin (100-pin for NuMicro™ NUC100/NUC120 Medium Density Only)

# NuMicro™ NUC100 Data Sheet

# nuvoTon

- NVIC that features:
  - ◆ 32 external interrupt inputs, each with four levels of priority
  - Dedicated Non-Maskable Interrupt (NMI) input.
  - ◆ Support for both level-sensitive and pulse-sensitive interrupt lines
  - ◆ Wake-up Interrupt Controller (WIC), providing ultra-low power sleep mode support.
- Debug support
  - Four hardware breakpoints.
  - Two watchpoints.
  - Program Counter Sampling Register (PCSR) for non-intrusive code profiling.
  - Single step and vector catch capabilities.
- Bus interfaces:
  - ◆ Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory.
  - Single 32-bit slave port that supports the DAP (Debug Access Port).



## 5.2 System Manager

#### 5.2.1 Overview

System management includes these following sections:

- System Resets
- System Memory Map
- System management registers for Part Number ID, chip reset and on-chip controllers reset, multi-functional pin control
- System Timer (SysTick)
- Nested Vectored Interrupt Controller (NVIC)
- System Control registers

## 5.2.2 System Reset

The system reset can be issued by one of the below listed events. For these reset event flags can be read by RSTSRC register.

- The Power-On Reset
- The low level on the /RESET pin
- Watchdog Time Out Reset
- Low Voltage Reset
- Brown-Out Detector Reset
- CPU Reset
- System Reset

System Reset and Power-On Reset all reset the whole chip including all peripherals. The difference between System Reset and Power-On Reset is external crystal circuit and ISPCON.BS bit. System Reset doesn't reset external crystal circuit and ISPCON.BS bit, but Power-On Reset does.



### 5.2.3 System Power Distribution

In this chip, the power distribution is divided into three segments.

- Analog power from AV<sub>DD</sub> and AV<sub>SS</sub> provides the power for analog components operation.
- Digital power from V<sub>DD</sub> and V<sub>SS</sub> supplies the power to the internal regulator which provides a fixed 2.5 V power for digital operation and I/O pins.

The outputs of internal voltage regulators, LDO and  $V_{DD33}$ , require an external capacitor which should be located close to the corresponding pin. Analog power (AV<sub>DD</sub>) should be the same voltage level of the digital power (V<sub>DD</sub>). Figure 5-2 shows the power distribution of NuMicro<sup>TM</sup> NUC100.




Figure 5-2 NuMicro™ NUC100 Power Distribution Diagram



## 5.2.4 System Memory Map

NuMicro™ NUC100 Series provides 4G-byte addressing space. The memory locations assigned to each on-chip controllers are shown in the following table. The detailed register definition, memory space, and programming detailed will be described in the following sections for each on-chip peripherals. NuMicro™ NUC100 Series only supports little-endian data format.

Address Space	Token	Controllers
Flash and SRAM Memory Spa	ce	
0x0000_0000 – 0x0001_FFFF	FLASH_BA	FLASH Memory Space (128KB)
0x2000_0000 - 0x2000_3FFF	SRAM_BA	SRAM Memory Space (16KB)
0x6000 0000 – 0x6001 FFFF	EXTMEM_BA	External Memory Space (128KB)
0.0000_0000 = 0.0001_1111	LXTIVILIVI_DA	(NuMicro™ NUC100/NUC120 Low Density 64-pin Only)
AHB Controllers Space (0x500	00_0000 - 0x501	IF_FFFF)
0x5000_0000 – 0x5000_01FF	GCR_BA	System Global Control Registers
0x5000_0200 - 0x5000_02FF	CLK_BA	Clock Control Registers
0x5000_0300 - 0x5000_03FF	INT_BA	Interrupt Multiplexer Control Registers
0x5000_4000 – 0x5000_7FFF	GPIO_BA	GPIO Control Registers
0x5000_8000 – 0x5000_BFFF	PDMA_BA	Peripheral DMA Control Registers
0x5000_C000 - 0x5000_FFFF	FMC_BA	Flash Memory Control Registers
0x5001_0000 – 0x5001_03FF	EDL DA	External Bus Interface Control Registers
0x3001_0000 = 0x3001_0311	EBI_BA	(NuMicro™ NUC100/NUC120 Low Density 64-pin Only)
APB1 Controllers Space (0x40	000_0000 ~ 0x40	00F_FFFF)
0x4000_4000 – 0x4000_7FFF	WDT_BA	Watchdog Timer Control Registers
0x4000_8000 – 0x4000_BFFF	RTC_BA	Real Time Clock (RTC) Control Register
0x4001_0000 – 0x4001_3FFF	TMR01_BA	Timer0/Timer1 Control Registers
0x4002_0000 – 0x4002_3FFF	I2C0_BA	I <sup>2</sup> C0 Interface Control Registers
0x4003_0000 - 0x4003_3FFF	SPI0_BA	SPI0 with master/slave function Control Registers
0x4003_4000 – 0x4003_7FFF	SPI1_BA	SPI1 with master/slave function Control Registers
0x4004_0000 - 0x4004_3FFF	PWMA_BA	PWM0/1/2/3 Control Registers
0x4005_0000 - 0x4005_3FFF	UART0_BA	UART0 Control Registers
0x4006_0000 - 0x4006_3FFF	USBD_BA	USB 2.0 FS device Controller Registers
0x400D_0000 - 0x400D_3FFF	ACMP_BA	Analog Comparator Control Registers



#### 5.2.6 Nested Vectored Interrupt Controller (NVIC)

Cortex-M0 provides an interrupt controller as an integral part of the exception mode, named as "Nested Vectored Interrupt Controller (NVIC)". It is closely coupled to the processor kernel and provides following features:

- Nested and Vectored interrupt support
- Automatic processor state saving and restoration
- Reduced and deterministic interrupt latency

The NVIC prioritizes and handles all supported exceptions. All exceptions are handled in "Handler Mode". This NVIC architecture supports 32 (IRQ[31:0]) discrete interrupts with 4 levels of priority. All of the interrupts and most of the system exceptions can be configured to different priority levels. When an interrupt occurs, the NVIC will compare the priority of the new interrupt to the current running one's priority. If the priority of the new interrupt is higher than the current one, the new interrupt handler will override the current handler.

When any interrupts is accepted, the starting address of the interrupt service routine (ISR) is fetched from a vector table in memory. There is no need to determine which interrupt is accepted and branch to the starting address of the correlated ISR by software. While the starting address is fetched, NVIC will also automatically save processor state including the registers "PC, PSR, LR, R0~R3, R12" to the stack. At the end of the ISR, the NVIC will restore the mentioned registers from stack and resume the normal execution. Thus it will take less and deterministic time to process the interrupt request.

The NVIC supports "Tail Chaining" which handles back-to-back interrupts efficiently without the overhead of states saving and restoration and therefore reduces delay time in switching to pending ISR at the end of current ISR. The NVIC also supports "Late Arrival" which improves the efficiency of concurrent ISRs. When a higher priority interrupt request occurs before the current ISR starts to execute (at the stage of state saving and starting address fetching), the NVIC will give priority to the higher one without delay penalty. Thus it advances the real-time capability.

For more detailed information, please refer to the documents "ARM® Cortex™-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".



#### 5.2.6.1 Exception Model and System Interrupt Map

Table 5-2 lists the exception model supported by NuMicro™ NUC100 Series. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user-configurable priority is denoted as "0" and the lowest priority is denoted as "3". The default priority of all the user-configurable interrupts is "0". Note that priority "0" is treated as the fourth priority on the system, after three system exceptions "Reset", "NMI" and "Hard Fault".

Exception Name	Vector Number	Priority
Reset	1	-3
NMI	2	-2
Hard Fault	3	-1
Reserved	4 ~ 10	Reserved
SVCall	11	Configurable
Reserved	12 ~ 13	Reserved
PendSV	14	Configurable
SysTick	15	Configurable
Interrupt (IRQ0 ~ IRQ31)	16 ~ 47	Configurable

Table 5-2 Exception Model

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Interrupt Name	Source IP	Interrupt description
0 ~ 15	-	-	-	System exceptions
16	0	BOD_OUT	Brown-Out	Brown-Out low voltage detected interrupt
17	1	WDT_INT	WDT	Watchdog Timer interrupt
18	2	EINT0	GPIO	External signal interrupt from PB.14 pin
19	3	EINT1	GPIO	External signal interrupt from PB.15 pin
20	4	GPAB_INT	GPIO	External signal interrupt from PA[15:0]/PB[13:0]
21	5	GPCDE_INT	GPIO	External interrupt from PC[15:0]/PD[15:0]/PE[15:0]
22	6	PWMA_INT	PWM0~3	PWM0, PWM1, PWM2 and PWM3 interrupt
23	7	PWMB_INT	PWM4~7	PWM4, PWM5, PWM6 and PWM7 interrupt
24	8	TMR0_INT	TMR0	Timer 0 interrupt
25	9	TMR1_INT	TMR1	Timer 1 interrupt



Vector Number	Interrupt Number (Bit in Interrupt Registers)	Interrupt Name	Source IP	Interrupt description
26	10	TMR2_INT	TMR2	Timer 2 interrupt
27	11	TMR3_INT	TMR3	Timer 3 interrupt
28	12	UART02_INT	UART0/2	UART0 and UART2 interrupt
29	13	UART1_INT	UART1	UART1 interrupt
30	14	SPI0_INT	SPI0	SPI0 interrupt
31	15	SPI1_INT	SPI1	SPI1 interrupt
32	16	SPI2_INT	SPI2	SPI2 interrupt
33	17	SPI3_INT	SPI3	SPI3 interrupt
34	18	I2C0_INT	I <sup>2</sup> C0	I <sup>2</sup> C0 interrupt
35	19	I2C1_INT	I <sup>2</sup> C1	I <sup>2</sup> C1 interrupt
36	20	Reserved	Reserved	Reserved
37	21	Reserved	Reserved	Reserved
38	22	Reserved	Reserved	Reserved
39	23	USB_INT	USBD	USB 2.0 FS Device interrupt
40	24	PS2_INT	PS/2	PS/2 interrupt
41	25	ACMP_INT	ACMP	Analog Comparator-0 or Comaprator-1 interrupt
42	26	PDMA_INT	PDMA	PDMA interrupt
43	27	I2S_INT	I <sup>2</sup> S	I <sup>2</sup> S interrupt
44	28	PWRWU_INT	CLKC	Clock controller interrupt for chip wake-up from power down state
45	29	ADC_INT	ADC	ADC interrupt
46	30	Reserved	Reserved	Reserved
47	31	RTC_INT	RTC	Real time clock interrupt

Table 5-3 System Interrupt Map



#### 5.2.6.2 Vector Table

When any interrupts is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. For ARMv6-M, the vector table base address is fixed at 0x00000000. The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The vector number on previous page defines the order of entries in the vector table associated with exception handler entry as illustrated in previous section.

Vector Table Word Offset	Description
0	SP_main – The Main stack pointer
Vector Number	Exception Entry Pointer using that Vector Number

Table 5-4 Vector Table Format

#### 5.2.6.3 Operation Description

NVIC interrupts can be enabled and disabled by writing to their corresponding Interrupt Set-Enable or Interrupt Clear-Enable register bit-field. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current enabled state of the corresponding interrupts. When an interrupt is disabled, interrupt assertion will cause the interrupt to become Pending, however, the interrupt will not activate. If an interrupt is Active when it is disabled, it remains in its Active state until cleared by reset or an exception return. Clearing the enable bit prevents new activations of the associated interrupt.

NVIC interrupts can be pended/un-pended using a complementary pair of registers to those used to enable/disable the interrupts, named the Set-Pending Register and Clear-Pending Register respectively. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current pended state of the corresponding interrupts. The Clear-Pending Register has no effect on the execution status of an Active interrupt.

NVIC interrupts are prioritized by updating an 8-bit field within a 32-bit register (each register supporting four interrupts).

The general registers associated with the NVIC are all accessible from a block of memory in the System Control Space and will be described in next section.



#### 5.5.2 Features

The I<sup>2</sup>C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- Master/Slave mode
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- Built-in a 14-bit time-out counter will request the I<sup>2</sup>C interrupt if the I<sup>2</sup>C bus hangs up and timer-out counter overflows.
- External pull-up are needed for high output
- Programmable clocks allow versatile rate control
- Supports 7-bit addressing mode
- I<sup>2</sup>C-bus controllers support multiple address recognition ( Four slave address with mask option)



### 5.6 PWM Generator and Capture Timer (PWM)

#### 5.6.1 Overview

NuMicro™ NUC100/NUC120 Medium Density has 2 sets of PWM group supports total 4 sets of PWM Generators which can be configured as 8 independent PWM outputs, PWM0~PWM7, or as 4 complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) with 4 programmable dead-zone generators. NuMicro™ NUC100/NUC120 Low Density only support 1 set of PWM group supports total 2 sets of PWM Generators which can be configured as 4 independent PWM outputs, PWM0~PWM3, or as 2 complementary PWM pairs, (PWM0, PWM1) and (PWM2, PWM3) with 2 programmable dead-zone generators.

Each PWM Generator has one 8-bit prescaler, one clock divider with 5 divided frequencies (1, 1/2, 1/4, 1/8, 1/16), two PWM Timers including two clock selectors, two 16-bit PWM down-counters for PWM period control, two 16-bit comparators for PWM duty control and one dead-zone generator. The 4 sets of PWM Generators provide eight independent PWM interrupt flags which are set by hardware when the corresponding PWM period down counter reaches zero. Each PWM interrupt source with its corresponding enable bit can cause CPU to request PWM interrupt. The PWM generators can be configured as one-shot mode to produce only one PWM cycle signal or auto-reload mode to output PWM waveform continuously.

When PCR.DZEN01 is set, PWM0 and PWM1 perform complementary PWM paired function; the paired PWM period, duty and dead-time are determined by PWM0 timer and Dead-zone generator 0. Similarly, the complementary PWM pairs of (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) are controlled by PWM2, PWM4 and PWM6 timers and Dead-zone generator 2, 4 and 6, respectively.

To prevent PWM driving output pin with unsteady waveform, the 16-bit period down counter and 16-bit comparator are implemented with double buffer. When user writes data to counter/comparator buffer registers the updated value will be load into the 16-bit down counter/comparator at the time down counter reaching zero. The double buffering feature avoids glitch at PWM outputs.

When the 16-bit period down counter reaches zero, the interrupt request is generated. If PWM-timer is set as auto-reload mode, when the down counter reaches zero, it is reloaded with PWM Counter Register (CNRx) automatically then start decreasing, repeatedly. If the PWM-timer is set as one-shot mode, the down counter will stop and generate one interrupt request when it reaches zero.

The value of PWM counter comparator is used for pulse high width modulation. The counter control logic changes the output to high level when down-counter value matches the value of compare register.

The alternate feature of the PWM-timer is digital input Capture function. If Capture function is enabled the PWM output pin is switched as capture input mode. The Capture0 and PWM0 share one timer which is included in PWM0 and the Capture1 and PWM1 share PWM1 timer, and etc. Therefore user must setup the PWM-timer before enable Capture feature. After capture feature is enabled, the capture always latched PWM-counter to Capture Rising Latch Register (CRLR) when input channel has a rising transition and latched PWM-counter to Capture Falling Latch Register (CFLR) when input channel has a falling transition. Capture channel 0 interrupt is programmable by setting CCR0.CRL\_IE0[1] (Rising latch Interrupt enable) and CCR0.CFL\_IE0[2]] (Falling latch Interrupt enable) to decide the condition of interrupt occur. Capture channel 1 has the same feature by setting CCR0.CRL\_IE1[17] and CCR0.CFL\_IE1[18]. And capture channel 2 to channel 3 on each group have the same feature by setting the corresponding control bits in CCR2. For each group, whenever Capture issues Interrupt 0/1/2/3,



# 5.9 Timer Controller (TMR)

#### 5.9.1 Overview

The timer controller includes four 32-bit timers, TIMER0~TIMER3, which allows user to easily implement a timer control for applications. The timer can perform functions like frequency measurement, event counting, interval measurement, clock generation, delay timing, and so on. The timer can generates an interrupt signal upon timeout, or provide the current value during operation. Note: toggle mode, continuous counting mode and event counting function only support in NuMicro™ NUC100/NUC120 Low Density.

#### 5.9.2 Features

- 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and continuous counting operation modes (NuMicro™ NUC100/NUC120 Medium Density only support one-shot and periodic mode)
- Time out period = (Period of timer clock input) \* (8-bit pre-scale counter + 1) \* (24-bit TCMP)
- Maximum counting cycle time = (1 / T MHz) \* (2<sup>8</sup>) \* (2<sup>24</sup>), T is the period of timer clock
- 24-bit timer value is readable through TDR (Timer Data Register)
- Support event counting function to count the event from external pin (NuMicro™ NUC100/NUC120 Low Density only)

# nuvoTon

System clock = Internal 22.1184 MHz high speed oscillator									
Baud rate	Mode0			ode1	Mode2				
Bada Tate	Parameter	Register	Parameter	Register	Parameter	Register			
921600	х	х	A=0,B=11	0x2B00_0000	A=22	0x3000_0016			
460800	A=1	0x0000_0001	A=1,B=15 A=2,B=11	0x2F00_0001 0x2B00_0002	A=46	0x3000_002E			
230400	A=4	0x0000_0004	A=4,B=15 A=6,B=11	0x2F00_0004 0x2B00_0006	A=94	0x3000_005E			
115200	A=10	0x0000_000A	A=10,B=15 A=14,B=11	0x2F00_000A 0x2B00_000E	A=190	0x3000_00BE			
57600	A=22	0x0000_0016	A=22,B=15 A=30,B=11	0x2F00_0016 0x2B00_001E	A=382	0x3000_017E			
38400	A=34	0x0000_0022	A=62,B=8 A=46,B=11 A=34,B=15	0x2800_003E 0x2B00_002E 0x2F00_0022	A=574	0x3000_023E			
19200	A=70	0x0000_0046	A=126,B=8 A=94,B=11 A=70,B=15	0x2800_007E 0x2B00_005E 0x2F00_0046	A=1150	0x3000_047E			
9600	A=142	0x0000_008E	A=254,B=8 A=190,B=11 A=142,B=15	0x2800_00FE 0x2B00_00BE 0x2F00_008E	A=2302	0x3000_08FE			
4800	A=286	0x0000_011E	A=510,B=8 A=382,B=11 A=286,B=15	0x2800_01FE 0x2B00_017E 0x2F00_011E	A=4606	0x3000_11FE			

Table 5-7 UART Baud Rate Setting Table

The UART0 and UART1 controllers support auto-flow control function that uses two low-level signals, /CTS (clear-to-send) and /RTS (request-to-send), to control the flow of data transfer between the UART and external devices (ex: Modem). When auto-flow is enabled, the UART is not allowed to receive data until the UART asserts /RTS to external device. When the number of bytes in the RX FIFO equals the value of RTS\_TRI\_LEV (UA\_FCR [19:16]), the /RTS is deasserted. The UART sends data out when UART controller detects /CTS is asserted from external device. If a valid asserted /CTS is not detected the UART controller will not send data out.

The UART controllers also provides Serial IrDA (SIR, Serial Infrared) function (User must set IrDA\_EN (UA\_FUN\_SEL [1]) to enable IrDA function). The SIR specification defines a short-range infrared asynchronous serial transmission mode with one start bit, 8 data bits, and 1 stop bit. The maximum data rate is 115.2 Kbps (half duplex). The IrDA SIR block contains an IrDA SIR Protocol encoder/decoder. The IrDA SIR protocol is half-duplex only. So it cannot transmit and receive data at the same time. The IrDA SIR physical layer specifies a minimum 10ms transfer delay between transmission and reception. This delay feature must be implemented by software.

For NuMicro™ NUC100/NUC120 Low Density, another alternate function of UART controllers is RS-485 9-bit mode function, and direction control provided by RTS pin or can program GPIO (PB.2 for RTS0 and PB.6 for RTS1) to implement the function by software. The RS-485 mode is selected by setting the UA\_FUN\_SEL register to select RS-485 function. The RS-485 driver control is implemented using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are same as UART.



## 7.2 DC Electrical Characteristics

# 7.2.1 NuMicro™ NUC100/NUC120 Medium Density DC Electrical Characteristics

(V<sub>DD</sub>-V<sub>SS</sub>=3.3 V, TA = 25°C, FOSC = 50 MHz unless otherwise specified.)

PARAMETER	SYM.	5	SPECIFIC	CATION		TEST CONDITIONS
PARAMETER	STIVI.	MIN.	TYP.	MAX.	UNIT	
Operation voltage	$V_{DD}$	2.5		5.5	٧	V <sub>DD</sub> =2.5 V ~ 5.5 V up to 50 MHz
Power Ground	V <sub>SS</sub> AV <sub>SS</sub>	-0.3			V	
LDO Output Voltage	$V_{LDO}$	-10%	2.5	+10%	V	V <sub>DD</sub> > 2.7 V
Analog Operating Voltage	$AV_{DD}$	0		V <sub>DD</sub>	V	
Analog Reference Voltage	Vref	0		AV <sub>DD</sub>	V	
	I <sub>DD1</sub>		54		mA	V <sub>DD</sub> = 5.5 V@50 MHz, enable all IP and PLL, XTAL=12 MHz
Operating Current	I <sub>DD2</sub>		31		mA	V <sub>DD</sub> = 5.5 V@ 50 MHz, disable all IP and enable PLL, XTAL=12 MHz
Normal Run Mode @ 50 MHz	I <sub>DD3</sub>		51		mA	V <sub>DD</sub> = 3 V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	I <sub>DD4</sub>		28		mA	V <sub>DD</sub> = 3 V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
Operating Current Normal Run Mode @ 12 MHz	I <sub>DD5</sub>		22		mA	V <sub>DD</sub> = 5.5 V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz
	I <sub>DD6</sub>		14		mA	V <sub>DD</sub> = 5.5 V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
	I <sub>DD7</sub>		20		mA	V <sub>DD</sub> = 3 V@12MHz, enable all IP and disable PLL, XTAL=12 MHz



PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
PARAMETER	STIVI.	MIN.	TYP.	MAX.	UNIT	
						V <sub>DD</sub> = 3 V@12 MHz,
	I <sub>DD8</sub>		12		mA	disable all IP and disable PLL, XTAL=12 MHz
						V <sub>DD</sub> = 5 V@4 MHz,
	I <sub>DD9</sub>		15		mA	enable all IP and disable PLL, XTAL=4 MHz
						V <sub>DD</sub> = 5 V@4 MHz,
Operating Current Normal Run Mode	I <sub>DD10</sub>		11		mA	disable all IP and disable PLL, XTAL=4 MHz
@ 4 MHz						V <sub>DD</sub> = 3 V@4 MHz,
	I <sub>DD11</sub>		13		mA	enable all IP and disable PLL, XTAL=4 MHz
						V <sub>DD</sub> = 3 V@4 MHz,
	I <sub>DD12</sub>		9		mA	disable all IP and disable PLL, XTAL=4 MHz
						V <sub>DD</sub> = 5.5 V@50 MHz,
	I <sub>IDLE1</sub>		38		mA	enable all IP and PLL, XTAL=12 MHz
						VDD=5.5 V@50 MHz,
Operating Current	I <sub>IDLE2</sub>		15		mA	disable all IP and enable PLL, XTAL=12 MHz
@ 50 MHz						V <sub>DD</sub> = 3 V@50 MHz,
	I <sub>IDLE3</sub>		35		mA	enable all IP and PLL, XTAL=12 MHz
						V <sub>DD</sub> = 3 V@50 MHz,
	I <sub>IDLE4</sub>		13		mA	disable all IP and enable PLL, XTAL=12 MHz
Operating Current						V <sub>DD</sub> = 5.5 V@12 MHz,
Idle Mode @ 12 MHz	I <sub>IDLE5</sub>		13		mA	enable all IP and disable PLL, XTAL=12 MHz
						V <sub>DD</sub> = 5.5 V@12 MHz,
	I <sub>IDLE6</sub>		5.5		mA	disable all IP and disable PLL, XTAL=12 MHz
						V <sub>DD</sub> = 3 V@12 MHz,
	I <sub>IDLE7</sub>		12		mA	enable all IP and disable PLL, XTAL=12 MHz



PARAMETER	SYM.	8	SPECIFIC	CATION		TEST CONDITIONS
FANAMETER	O i iii.	MIN.	TYP.	MAX.	UNIT	
	I <sub>IDLE8</sub>		4		mA	V <sub>DD</sub> = 3 V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
	I <sub>IDLE9</sub>		8.5		mA	V <sub>DD</sub> = 5 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
Operating Current	I <sub>IDLE10</sub>		3.5		mA	V <sub>DD</sub> = 5 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
@ 4 MHz	I <sub>IDLE11</sub>		7		mA	V <sub>DD</sub> = 3 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
	I <sub>IDLE12</sub>		2.5		mA	V <sub>DD</sub> = 3 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
	I <sub>PWD1</sub>		23		μА	V <sub>DD</sub> = 5.5 V, RTC OFF, No load @ Disable BOV function
Standby Current	I <sub>PWD2</sub>		18		μА	V <sub>DD</sub> = 3.3 V, RTC OFF, No load @ Disable BOV function
Power down Mode	I <sub>PWD3</sub>		28		μА	V <sub>DD</sub> = 5.5 V, RTC run , No load @ Disable BOV function
	I <sub>PWD4</sub>		22		μА	V <sub>DD</sub> = 3.3 V, RTC run , No load @ Disable BOV function
Input Current PA, PB, PC, PD, PE (Quasi-bidirectional mode)	I <sub>IN1</sub>		-50	-60	μА	$V_{DD} = 5.5 \text{ V}, V_{IN} = 0 \text{ V or } V_{IN} = V_{DD}$
Input Current at /RESET <sup>[1]</sup>	I <sub>IN2</sub>	-55	-45	-30	μΑ	V <sub>DD</sub> = 3.3 V, V <sub>IN</sub> = 0.45 V
Input Leakage Current PA, PB, PC, PD, PE	I <sub>LK</sub>	-2	-	+2	μΑ	V <sub>DD</sub> = 5.5 V, 0 <v<sub>IN<v<sub>DD</v<sub></v<sub>
Logic 1 to 0 Transition Current PA~PE (Quasi-bidirectional mode)	I <sub>TL</sub> <sup>[3]</sup>	-650	-	-200	μА	$V_{DD} = 5.5 \text{ V}, V_{IN} < 2.0 \text{ V}$
Input Low Voltage PA, PB,	V/	-0.3	-	0.8	V	V <sub>DD</sub> = 4.5 V
PC, PD, PE (TTL input)	$V_{IL1}$	-0.3	-	0.6	v	V <sub>DD</sub> = 2.5 V
Input High Voltage PA, PB,	V <sub>IH1</sub>	2.0	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5 V
PC, PD, PE (TTL input)	▼ IH1	1.5	-	V <sub>DD</sub> +0.2	v	V <sub>DD</sub> =3.0 V
Input Low Voltage PA, PB, PC, PD, PE (Schmitt input)	$V_{\text{IL2}}$	-0.5	-	0.2 V <sub>DD</sub>	V	



# 7.2.2 NuMicro™ NUC100/NUC120 Low Density DC Electrical Characteristics

( $V_{DD}$ - $V_{SS}$ =3.3 V, TA = 25°C, FOSC = 50 MHz unless otherwise specified.)

PARAMETER	SYM.	5	SPECIFIC	CATION		TEST CONDITIONS
PARAMETER	STIVI.	MIN.	TYP.	MAX.	UNIT	
Operation voltage	V <sub>DD</sub>	2.5		5.5	V	V <sub>DD</sub> =2.5 V ~ 5.5 V up to 50 MHz
Power Ground	V <sub>SS</sub> AV <sub>SS</sub>	-0.3			V	
LDO Output Voltage	V <sub>LDO</sub>	-10%	2.5	+10%	٧	V <sub>DD</sub> > 2.7 V
Analog Operating Voltage	AV <sub>DD</sub>	0		V <sub>DD</sub>	V	
Analog Reference Voltage	Vref	0		$AV_{DD}$	V	
						V <sub>DD</sub> = 5.5 V@50 MHz,
	I <sub>DD1</sub>		46		mA	enable all IP and PLL, XTAL=12 MHz
						V <sub>DD</sub> = 5.5 V@50 MHz,
Operating Current Normal Run Mode	I <sub>DD2</sub>		30		mA	disable all IP and enable PLL, XTAL=12 MHz
@ 50 MHz						V <sub>DD</sub> = 3 V@50 MHz,
	I <sub>DD3</sub>		44		mA	enable all IP and PLL, XTAL=12 MHz
						V <sub>DD</sub> = 3 V@50 MHz,
	I <sub>DD4</sub>		28		mA	disable all IP and enable PLL, XTAL=12 MHz
Operating Current						V <sub>DD</sub> = 5.5 V@12 MHz,
Normal Run Mode @ 12 MHz	I <sub>DD5</sub>		19		mA	enable all IP and disable PLL, XTAL=12 MHz
						V <sub>DD</sub> = 5.5 V@12 MHz,
	I <sub>DD6</sub>		13		mA	disable all IP and disable PLL, XTAL=12 MHz
						V <sub>DD</sub> = 3 V@12 MHz,
	I <sub>DD7</sub>		17		mA	enable all IP and disable PLL, XTAL=12 MHz



PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS	
PARAMETER		MIN.	TYP.	MAX.	UNIT		
	I <sub>DD8</sub>		11.5			V <sub>DD</sub> = 3 V@12 MHz,	
					mA	disable all IP and disable PLL, XTAL=12 MHz	
Operating Current Normal Run Mode @ 4 MHz	I <sub>DD9</sub>		13.5			V <sub>DD</sub> = 5 V@4 MHz,	
					mA	enable all IP and disable PLL, XTAL=4 MHz	
			10		mA	V <sub>DD</sub> = 5 V@4 MHz,	
	I <sub>DD10</sub>					disable all IP and disable PLL, XTAL=4 MHz	
	I <sub>DD11</sub>		12		mA	V <sub>DD</sub> = 3 V@4 MHz,	
						enable all IP and disable PLL, XTAL=4 MHz	
	I <sub>DD12</sub>		8		mA	V <sub>DD</sub> = 3 V@4 MHz,	
						disable all IP and disable PLL, XTAL=4 MHz	
Operating Current Idle Mode @ 50 MHz	I <sub>IDLE1</sub>		30		mA	V <sub>DD</sub> = 5.5 V@50 MHz,	
						enable all IP and PLL, XTAL=12 MHz	
			13			VDD=5.5 V@50 MHz,	
	I <sub>IDLE2</sub>				mA	disable all IP and enable PLL, XTAL=12 MHz	
						V <sub>DD</sub> = 3 V@50 MHz,	
	I <sub>IDLE3</sub>		28		mA	enable all IP and PLL, XTAL=12 MHz	
	I <sub>IDLE4</sub>		12		mA	V <sub>DD</sub> = 3 V@50 MHz,	
						disable all IP and enable PLL, XTAL=12 MHz	
Operating Current	I <sub>IDLE5</sub>		11		mA	V <sub>DD</sub> = 5.5 V@12 MHz,	
Idle Mode @ 12 MHz						enable all IP and disable PLL, XTAL=12 MHz	
	I <sub>IDLE6</sub>		5		mA	V <sub>DD</sub> = 5.5 V@12 MHz,	
						disable all IP and disable PLL, XTAL=12 MHz	
	I <sub>IDLE7</sub>		10		mA	V <sub>DD</sub> = 3 V@12 MHz,	
						enable all IP and disable PLL, XTAL=12 MHz	



# 7.6 SPI Dynamic Characteristics

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT					
SPI master mode ( $V_{DD}$ = 4.5V ~ 5.5V, 30pF loading Capacitor)										
t <sub>DS</sub>	Data setup time	26	18	-	ns					
t <sub>DH</sub>	Data hold time	0	-	-	ns					
t <sub>V</sub>	Data output valid time	-	4	6	ns					
SPI master mode (V <sub>DD</sub> = 3.0V ~ 3.6V, 30pF loading Capacitor)										
t <sub>DS</sub>	Data setup time	39	26	-	ns					
t <sub>DH</sub>	Data hold time	0	-	-	ns					
t <sub>V</sub>	Data output valid time	-	6	10	ns					
SPI slave mode ( $V_{DD}$ = 4.5V ~ 5.5V, 30pF loading Capacitor)										
t <sub>DS</sub>	Data setup time	0	-	-	ns					
t <sub>DH</sub>	Data hold time	2*PCLK+4	-	-	ns					
t <sub>V</sub>	Data output valid time	-	2*PCLK+19	2*PCLK+27	ns					
SPI slave mode (V <sub>DD</sub> = 3.0V ~ 3.6V, 30pF loading Capacitor)										
t <sub>DS</sub>	Data setup time	0	-	-	ns					
t <sub>DH</sub>	Data hold time	2*PCLK+8	-	-	ns					
t <sub>V</sub>	Data output valid time	-	2*PCLK+27	2*PCLK+40	ns					