



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Last Time Buy
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	EBI/EMI, I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LVD, POR, PS2, PWM, WDT
Number of I/O	49
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc100rd2bn

Contents

1	GENERAL DESCRIPTION	7
2	FEATURES	8
2.1	NuMicro™ NUC100 Features – Advanced Line	8
3	PARTS INFORMATION LIST AND PIN CONFIGURATION	12
3.1	NuMicro™ NUC100 Products Selection Guide	12
3.1.1	NuMicro™ NUC100 Medium Density Advance Line Selection Guide	12
3.1.2	NuMicro™ NUC100 Low Density Advance Line Selection Guide	12
3.2	Pin Configuration	13
3.2.1	NuMicro™ NUC100 Medium Density Pin Diagram	13
3.2.2	NuMicro™ NUC100 Low Density Pin Diagram	16
4	BLOCK DIAGRAM	18
4.1	NuMicro™ NUC100 Medium Density Block Diagram	18
4.2	NuMicro™ NUC100 Low Density Block Diagram	19
5	FUNCTIONAL DESCRIPTION	20
5.1	ARM® Cortex™-M0 Core	20
5.2	System Manager	22
5.2.1	Overview	22
5.2.2	System Reset	22
5.2.3	System Power Distribution	23
5.2.4	System Memory Map	24
5.2.5	System Timer (SysTick)	26
5.2.6	Nested Vectored Interrupt Controller (NVIC)	27
5.3	Clock Controller	31
5.3.1	Overview	31
5.3.2	Clock Generator	33
5.3.3	System Clock and SysTick Clock	34
5.3.4	Peripherals Clock	35
5.3.5	Power Down Mode Clock	35
5.3.6	Frequency Divider Output	36
5.4	General Purpose I/O (GPIO)	37
5.4.1	Overview	37
5.4.2	Features	37
5.5	I ² C Serial Interface Controller (Master/Slave) (I ² C)	38
5.5.1	Overview	38
5.5.2	Features	39
5.6	PWM Generator and Capture Timer (PWM)	40
5.6.1	Overview	40
5.6.2	Features	41
5.7	Real Time Clock (RTC)	42
5.7.1	Overview	42



- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- High driver and high sink IO mode support
- Timer
 - Support 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
 - Independent clock source for each timer
 - Provides one-shot, periodic, toggle and continuous counting operation modes (NuMicro™ NUC100/NUC120 Medium Density only support one-shot and periodic mode)
 - Support event counting function (NuMicro™ NUC100/NUC120 Low Density only)
- Watchdog Timer
 - Multiple clock sources
 - 8 selectable time out period from 1.6ms ~ 26.0sec (depends on clock source)
 - WDT can wake-up from power down or idle mode
 - Interrupt or reset selectable on watchdog time-out
- RTC
 - Support software compensation by setting frequency compensate register (FCR)
 - Support RTC counter (second, minute, hour) and calendar counter (day, month, year)
 - Support Alarm registers (second, minute, hour, day, month, year)
 - Selectable 12-hour or 24-hour mode
 - Automatic leap year recognition
 - Support periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
 - Support wake-up function
- PWM/Capture
 - Built-in up to four 16-bit PWM generators provide eight PWM outputs or four complementary paired PWM outputs
 - Each PWM generator equipped with one clock source selector, one clock divider, one 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
 - Up to eight 16-bit digital Capture timers (shared with PWM timers) provide eight rising/falling capture inputs
 - Support Capture interrupt
- UART
 - Up to three UART controllers (NuMicro™ NUC100/NUC120 Low Density only support 2 UART controllers)
 - UART ports with flow control (TXD, RXD, CTS and RTS)
 - UART0 with 63-byte FIFO is for high speed
 - UART1/2(optional) with 15-byte FIFO for standard device
 - Support IrDA (SIR) function
 - Support RS-485 9-bit mode and direction control. (NuMicro™ NUC100/NUC120 Low Density Only)
 - Programmable baud-rate generator up to 1/16 system clock
 - Support PDMA mode
- SPI
 - Up to four sets of SPI controller (NuMicro™ NUC100/NUC120 Low Density only support 2 SPI controllers)
 - Master up to 16 MHz, and Slave up to 10 MHz (chip working @ 5V)
 - Support SPI master/slave mode



- Full duplex synchronous serial data transfer
- Variable length of transfer data from 1 to 32 bits
- MSB or LSB first data transfer
- Rx and Tx on both rising or falling edge of serial clock independently
- 2 slave/device select lines when it is as the master, and 1 slave/device select line when it is as the slave
- Support byte suspend mode in 32-bit transmission
- Support PDMA mode
- I²C
 - Up to two sets of I²C device
 - Master/Slave mode
 - Bidirectional data transfer between masters and slaves
 - Multi-master bus (no central master)
 - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
 - Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
 - Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
 - Programmable clocks allow versatile rate control
 - Support multiple address recognition (four slave address with mask option)
- I²S
 - Interface with external audio CODEC
 - Operate as either master or slave mode
 - Capable of handling 8-, 16-, 24- and 32-bit word sizes
 - Mono and stereo audio data supported
 - I²S and MSB justified data format supported
 - Two 8 word FIFO data buffers are provided, one for transmit and one for receive
 - Generates interrupt requests when buffer levels cross a programmable boundary
 - Support two DMA requests, one for transmit and one for receive
- PS/2 Device Controller
 - Host communication inhibit and request to send detection
 - Reception frame error detection
 - Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
 - Double buffer for data reception
 - S/W override bus
- EBI (External bus interface) support (NuMicro™ NUC100/NUC120 Low Density 64-pin Package Only)
 - Accessible space: 64KB in 8-bit mode or 128KB in 16-bit mode
 - Support 8-/16-bit data width
 - Support byte write in 16-bit data width mode
- ADC
 - 12-bit SAR ADC with 600K SPS
 - Up to 8-ch single-end input or 4-ch differential input
 - Single scan/single cycle scan/continuous scan
 - Each channel with individual result register
 - Scan on enabled channels
 - Threshold voltage detection
 - Conversion start by software programming or external input
 - Support PDMA mode

3.2 Pin Configuration

3.2.1 NuMicro™ NUC100 Medium Density Pin Diagram

3.2.1.1 NuMicro™ NUC100 Medium Density LQFP 100 pin




Figure 3-1 NuMicro™ NUC100 Medium Density LQFP 100-pin Pin Diagram

3.2.1.3 NuMicro™ NUC100 Medium Density LQFP 48 pin




Figure 3-3 NuMicro™ NUC100 Medium Density LQFP 48-pin Pin Diagram

4.2 NuMicro™ NUC100 Low Density Block Diagram




Figure 4-2 NuMicro™ NUC100 Low Density Block Diagram



Address Space	Token	Controllers
0x400E_0000 – 0x400E_FFFF	ADC_BA	Analog-Digital-Converter (ADC) Control Registers
APB2 Controllers Space (0x4010_0000 ~ 0x401F_FFFF)		
0x4010_0000 – 0x4010_3FFF	PS2_BA	PS/2 Interface Control Registers
0x4011_0000 – 0x4011_3FFF	TMR23_BA	Timer2/Timer3 Control Registers
0x4012_0000 – 0x4012_3FFF	I2C1_BA	I ² C1 Interface Control Registers
0x4013_0000 – 0x4013_3FFF	SPI2_BA	SPI2 with master/slave function Control Registers (NuMicro™ NUC100/NUC120 Medium Density Only)
0x4013_4000 – 0x4013_7FFF	SPI3_BA	SPI3 with master/slave function Control Registers (NuMicro™ NUC100/NUC120 Medium Density Only)
0x4014_0000 – 0x4014_3FFF	PWMB_BA	PWM4/5/6/7 Control Registers (NuMicro™ NUC100/NUC120 Medium Density Only)
0x4015_0000 – 0x4015_3FFF	UART1_BA	UART1 Control Registers
0x4015_4000 – 0x4015_7FFF	UART2_BA	UART2 Control Registers (NuMicro™ NUC100/NUC120 Medium Density Only)
0x401A_0000 – 0x401A_3FFF	I2S_BA	I ² S Interface Control Registers
System Controllers Space (0xE000_E000 ~ 0xE000_EFFF)		
0xE000_E010 – 0xE000_E0FF	SCS_BA	System Timer Control Registers
0xE000_E100 – 0xE000_ECFF	SCS_BA	External Interrupt Controller Control Registers
0xE000_ED00 – 0xE000_ED8F	SCS_BA	System Control Registers

Table 5-1 Address Space Assignments for On-Chip Controllers

5.2.5 System Timer (SysTick)

The Cortex-M0 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.

When system timer is enabled, it will count down from the value in the SysTick Current Value Register (SYST_CVR) to zero, and reload (wrap) to the value in the SysTick Reload Value Register (SYST_RVR) on the next clock cycle, then decrement on subsequent clocks. When the counter transitions to zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

The SYST_CVR value is UNKNOWN on reset. Software should write to the register to clear it to zero before enabling the feature. This ensures the timer will count from the SYST_RVR value rather than an arbitrary value when it is enabled.

If the SYST_RVR is zero, the timer will be maintained with a current value of zero after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the documents “ARM® Cortex™-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Interrupt Name	Source IP	Interrupt description
26	10	TMR2_INT	TMR2	Timer 2 interrupt
27	11	TMR3_INT	TMR3	Timer 3 interrupt
28	12	UART02_INT	UART0/2	UART0 and UART2 interrupt
29	13	UART1_INT	UART1	UART1 interrupt
30	14	SPI0_INT	SPI0	SPI0 interrupt
31	15	SPI1_INT	SPI1	SPI1 interrupt
32	16	SPI2_INT	SPI2	SPI2 interrupt
33	17	SPI3_INT	SPI3	SPI3 interrupt
34	18	I2C0_INT	I ² C0	I ² C0 interrupt
35	19	I2C1_INT	I ² C1	I ² C1 interrupt
36	20	Reserved	Reserved	Reserved
37	21	Reserved	Reserved	Reserved
38	22	Reserved	Reserved	Reserved
39	23	USB_INT	USBD	USB 2.0 FS Device interrupt
40	24	PS2_INT	PS/2	PS/2 interrupt
41	25	ACMP_INT	ACMP	Analog Comparator-0 or Comaprator-1 interrupt
42	26	PDMA_INT	PDMA	PDMA interrupt
43	27	I2S_INT	I ² S	I ² S interrupt
44	28	PWRWU_INT	CLKC	Clock controller interrupt for chip wake-up from power down state
45	29	ADC_INT	ADC	ADC interrupt
46	30	Reserved	Reserved	Reserved
47	31	RTC_INT	RTC	Real time clock interrupt

Table 5-3 System Interrupt Map

5.3.2 Clock Generator

The clock generator consists of 5 clock sources which are listed below:

- One external 32.768 kHz low speed crystal
- One external 4~24 MHz high speed crystal
- One programmable PLL FOUT(PLL source consists of external 4~24 MHz high speed crystal and internal 22.1184 MHz high speed oscillator)
- One internal 22.1184 MHz high speed oscillator
- One internal 10 kHz low speed oscillator




Figure 5-4 Clock generator block diagram

the PWM counter 0/1/2/3 will be reload at this moment.

The maximum captured frequency that PWM can capture is confined by the capture interrupt latency. When capture interrupt occurred, software will do at least three steps, they are: Read PIIR to get interrupt source and Read CRLRx/CFLRx($x=0\sim3$) to get capture value and finally write 1 to clear PIIR to zero. If interrupt latency will take time T_0 to finish, the capture signal mustn't transition during this interval (T_0). In this case, the maximum capture frequency will be $1/T_0$. For example:

HCLK = 50 MHz, PWM_CLK = 25 MHz, Interrupt latency is 900 ns

So the maximum capture frequency will be $1/900\text{ns} \approx 1000\text{ kHz}$

5.6.2 Features

5.6.2.1 PWM function features:

- PWM group has two PWM generators. Each PWM generator supports one 8-bit prescaler, one clock divider, two PWM-timers (down counter), one dead-zone generator and two PWM outputs.
- Up to 16-bit resolution
- PWM Interrupt request synchronized with PWM period
- One-shot or Auto-reload mode PWM
- Up to 2 PWM group (PWMA/PWMB) to support 8 PWM channels or 4 PWM paired channels (only 1 PWM group support for NuMicro™ NUC100/NUC120 Low Density)

5.6.2.2 Capture Function Features:

- Timing control logic shared with PWM Generators
- Support 8 Capture input channels shared with 8 PWM output channels (NuMicro™ NUC100/NUC120 Low Density only support 4 Capture input channels shared with 4 PWM output channels)
- Each channel supports one rising latch register (CRLR), one falling latch register (CFLR) and Capture interrupt flag (CAPIFx)

5.9 Timer Controller (TMR)

5.9.1 Overview

The timer controller includes four 32-bit timers, TIMER0~TIMER3, which allows user to easily implement a timer control for applications. The timer can perform functions like frequency measurement, event counting, interval measurement, clock generation, delay timing, and so on. The timer can generate an interrupt signal upon timeout, or provide the current value during operation. Note: toggle mode, continuous counting mode and event counting function only support in NuMicro™ NUC100/NUC120 Low Density.

5.9.2 Features

- 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and continuous counting operation modes (NuMicro™ NUC100/NUC120 Medium Density only support one-shot and periodic mode)
- Time out period = (Period of timer clock input) * (8-bit pre-scale counter + 1) * (24-bit TCMP)
- Maximum counting cycle time = $(1 / T \text{ MHz}) * (2^8) * (2^{24})$, T is the period of timer clock
- 24-bit timer value is readable through TDR (Timer Data Register)
- Support event counting function to count the event from external pin (NuMicro™ NUC100/NUC120 Low Density only)

5.15 Analog Comparator (CMP)

5.15.1 Overview

NuMicro™ NUC100 Series contains two comparators. The comparators can be used in a number of different configurations. The comparator output is a logical one when positive input greater than negative input, otherwise the output is a zero. Each comparator can be configured to cause an interrupt when the comparator output value changes. The block diagram is shown in **Error! Reference source not found..**

5.15.2 Features

- Analog input voltage range: 0~5.0 V
- Hysteresis function supported
- Two analog comparators with optional internal reference voltage input at negative end
- One interrupt vector for both comparators

6 FLASH MEMORY CONTROLLER (FMC)

6.1 Overview

NuMicro™ NUC100 Series equips with 128/64/32K bytes on chip embedded Flash for application program memory (APROM) that can be updated through ISP procedure. In System Programming (ISP) function enables user to update program memory when chip is soldered on PCB. After chip power on, Cortex-M0 CPU fetches code from APROM or LDROM decided by boot select (CBS) in Config0. By the way, NuMicro™ NUC100 Series also provides additional DATA Flash for user, to store some application dependent data before chip power off. For 128K bytes APROM device, the data flash is shared with original 128K program memory and its start address is configurable and defined by user application request in Config1. For 64K/32K bytes APROM device, the data flash is fixed at 4K.

6.2 Features

- Run up to 50 MHz with zero wait state for continuous address read access
- 128/64/32KB application program memory (APROM) (NuMicro™ NUC100/NUC120 Low Density only support up to 64KB size)
- 4KB in system programming (ISP) loader program memory (LDROM)
- Configurable or fixed 4KB data flash with 512 bytes page erase unit
- Programmable data flash start address for 128K APROM device
- In System Program (ISP) to update on chip Flash

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
	I _{IDLE8}		4		mA	V _{DD} = 3 V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
Operating Current Idle Mode @ 4 MHz	I _{IDLE9}		8.5		mA	V _{DD} = 5 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
	I _{IDLE10}		3.5		mA	V _{DD} = 5 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
	I _{IDLE11}		7		mA	V _{DD} = 3 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
	I _{IDLE12}		2.5		mA	V _{DD} = 3 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
Standby Current Power down Mode	I _{PWD1}		23		μA	V _{DD} = 5.5 V, RTC OFF, No load @ Disable BOV function
	I _{PWD2}		18		μA	V _{DD} = 3.3 V, RTC OFF, No load @ Disable BOV function
	I _{PWD3}		28		μA	V _{DD} = 5.5 V, RTC run , No load @ Disable BOV function
	I _{PWD4}		22		μA	V _{DD} = 3.3 V, RTC run , No load @ Disable BOV function
Input Current PA, PB, PC, PD, PE (Quasi-bidirectional mode)	I _{IN1}		-50	-60	μA	V _{DD} = 5.5 V, V _{IN} = 0 V or V _{IN} =V _{DD}
Input Current at /RESET ^[1]	I _{IN2}	-55	-45	-30	μA	V _{DD} = 3.3 V, V _{IN} = 0.45 V
Input Leakage Current PA, PB, PC, PD, PE	I _{LK}	-2	-	+2	μA	V _{DD} = 5.5 V, 0<V _{IN} <V _{DD}
Logic 1 to 0 Transition Current PA~PE (Quasi-bidirectional mode)	I _{TL} ^[3]	-650	-	-200	μA	V _{DD} = 5.5 V, V _{IN} <2.0 V
Input Low Voltage PA, PB, PC, PD, PE (TTL input)	V _{IL1}	-0.3	-	0.8	V	V _{DD} = 4.5 V
		-0.3	-	0.6		V _{DD} = 2.5 V
Input High Voltage PA, PB, PC, PD, PE (TTL input)	V _{IH1}	2.0	-	V _{DD} +0.2	V	V _{DD} = 5.5 V
		1.5	-	V _{DD} +0.2		V _{DD} = 3.0 V
Input Low Voltage PA, PB, PC, PD, PE (Schmitt input)	V _{IL2}	-0.5	-	0.2 V _{DD}	V	

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
	I _{IDLE8}		4		mA	V _{DD} = 3 V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
Operating Current Idle Mode @ 4 MHz	I _{IDLE9}		7		mA	V _{DD} = 5 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
	I _{IDLE10}		3.5		mA	V _{DD} = 5 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
	I _{IDLE11}		6		mA	V _{DD} = 3 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
	I _{IDLE12}		2.5		mA	V _{DD} = 3 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
Standby Current Power down Mode	I _{PWD1}		17		μA	V _{DD} = 5.5 V, RTC OFF, No load @ Disable BOV function
	I _{PWD2}		14.5		μA	V _{DD} = 3.3 V, RTC OFF, No load @ Disable BOV function
	I _{PWD3}		20		μA	V _{DD} = 5.5 V, RTC run, No load @ Disable BOV function
	I _{PWD4}		17		μA	V _{DD} = 3.3 V, RTC run, No load @ Disable BOV function
Input Current PA, PB, PC, PD, PE (Quasi-bidirectional mode)	I _{IN1}		-50	-60	μA	V _{DD} = 5.5 V, V _{IN} = 0 V or V _{IN} =V _{DD}
Input Current at /RESET ^[1]	I _{IN2}	-55	-45	-30	μA	V _{DD} = 3.3 V, V _{IN} = 0.45 V
Input Leakage Current PA, PB, PC, PD, PE	I _{LK}	-2	-	+2	μA	V _{DD} = 5.5 V, 0<V _{IN} <V _{DD}
Logic 1 to 0 Transition Current PA~PE (Quasi-bidirectional mode)	I _{TL} ^[3]	-650	-	-200	μA	V _{DD} = 5.5 V, V _{IN} <2.0 V
Input Low Voltage PA, PB, PC, PD, PE (TTL input)	V _{IL1}	-0.3	-	0.8	V	V _{DD} = 4.5 V
		-0.3	-	0.6		V _{DD} = 2.5 V
Input High Voltage PA, PB, PC, PD, PE (TTL input)	V _{IH1}	2.0	-	V _{DD} +0.2	V	V _{DD} = 5.5 V
		1.5	-	V _{DD} +0.2		V _{DD} = 3.0 V
Input Low Voltage PA, PB, PC, PD, PE (Schmitt input)	V _{IL2}	-0.5	-	0.2 V _{DD}	V	


PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Input High Voltage PA, PB, PC, PD, PE (Schmitt input)	V_{IH2}	0.4 V_{DD}	-	$V_{DD} + 0.5$	V	
Hysteresis voltage of PA~PE (Schmitt input)	V_{HY}		0.2 V_{DD}		V	
Input Low Voltage XT1 ^[*2]	V_{IL3}	0	-	0.8	V	$V_{DD} = 4.5\text{ V}$
		0	-	0.4		$V_{DD} = 3.0\text{ V}$
Input High Voltage XT1 ^[*2]	V_{IH3}	3.5	-	$V_{DD} + 0.2$	V	$V_{DD} = 5.5\text{ V}$
		2.4	-	$V_{DD} + 0.2$		$V_{DD} = 3.0\text{ V}$
Input Low Voltage X32I ^[*2]	V_{IL4}	0	-	0.4	v	
Input High Voltage X32I ^[*2]	V_{IH4}	1.7		2.5	V	
Negative going threshold (Schmitt input), /RESET	V_{ILS}	-0.5	-	0.3 V_{DD}	V	
Positive going threshold (Schmitt input), /RESET	V_{IHS}	0.7 V_{DD}	-	$V_{DD} + 0.5$	V	
Source Current PA, PB, PC, PD, PE (Quasi-bidirectional Mode)	I_{SR11}	-300	-370	-450	μA	$V_{DD} = 4.5\text{ V}, V_S = 2.4\text{ V}$
	I_{SR12}	-50	-70	-90	μA	$V_{DD} = 2.7\text{ V}, V_S = 2.2\text{ V}$
	I_{SR12}	-40	-60	-80	μA	$V_{DD} = 2.5\text{ V}, V_S = 2.0\text{ V}$
Source Current PA, PB, PC, PD, PE (Push-pull Mode)	I_{SR21}	-20	-24	-28	mA	$V_{DD} = 4.5\text{ V}, V_S = 2.4\text{ V}$
	I_{SR22}	-4	-6	-8	mA	$V_{DD} = 2.7\text{ V}, V_S = 2.2\text{ V}$
	I_{SR22}	-3	-5	-7	mA	$V_{DD} = 2.5\text{ V}, V_S = 2.0\text{ V}$
Sink Current PA, PB, PC, PD, PE (Quasi-bidirectional and Push-pull Mode)	I_{SK1}	10	16	20	mA	$V_{DD} = 4.5\text{ V}, V_S = 0.45\text{ V}$
	I_{SK1}	7	10	13	mA	$V_{DD} = 2.7\text{ V}, V_S = 0.45\text{ V}$
	I_{SK1}	6	9	12	mA	$V_{DD} = 2.5\text{ V}, V_S = 0.45\text{ V}$
Brown-Out voltage with BOV_VL [1:0] = 00b	$V_{BO2.2}$	2.1	2.2	2.3	V	
Brown-Out voltage with BOV_VL [1:0] = 01b	$V_{BO2.7}$	2.6	2.7	2.8	V	
Brown-Out voltage with BOV_VL [1:0] = 10b	$V_{BO3.8}$	3.6	3.8	4.0	V	
Brown-Out voltage with BOV_VL [1:0] = 11b	$V_{BO4.5}$	4.3	4.5	4.7	V	
Hysteresis range of BOD voltage	V_{BH}	30	-	150	mV	$V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$

7.4 Analog Characteristics

7.4.1 Specification of 12-bit SARADC

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
-	Resolution	-	-	12	Bit
DNL	Differential nonlinearity error	-	±3	-	LSB
INL	Integral nonlinearity error	-	±4	-	LSB
EO	Offset error	-	±1	10	LSB
EG	Gain error (Transfer gain)	-	1	1.005	-
-	Monotonic	Guaranteed			
FADC	ADC clock frequency ($AV_{DD}=5V/3V$)	-	-	16/8	MHz
FS	Sample rate	-	-	600	K SPS
V_{DDA}	Supply voltage	3	-	5.5	V
I_{DD}	Supply current (Avg.)	-	0.5	-	mA
I_{DDA}		-	1.5	-	mA
V_{REF}	Reference voltage	-	V_{DDA}	-	V
I_{REF}	Reference current (Avg.)	-	1	-	mA
V_{IN}	Input voltage	0	-	V_{REF}	V

8.3 48L LQFP (7x7x1.4mm footprint 2.0mm)



9 REVISION HISTORY

VERSION	DATE	PAGE/ CHAP.	DESCRIPTION
V1.00	March 1, 2010	-	Preliminary version initial issued
V1.01	April 9, 2010	Ch4	Modify the block diagram
V1.02	May 31, 2010	7.2	Add operation current of DC characteristics
V1.03	Aug. 23, 2010	7.2	Modify operation current of DC characteristics
V2.00	Nov. 11, 2010	-	Update low density and selection table
V2.01	May 6, 2011	-	Remove NUC130/NUC140 Add SPI Dynamic Characteristics Remove TM0~3 of medium density Remove word "MICROWIRE" in all document
V2.02	June 20, 2011	-	Modify temperature sensor spec Revise Pin description position for multi-function T2EX, T3EX, nRD, nWR Update title of SPI Dynamic Characteristics Update BOD spec
V2.03	Jan. 2, 2012	-	1. Remove feature "Dynamic priority changing" for NVIC 2. Modify ADC analog characteristic spec 3. Revise the number of UART for NUC100 medium density selection table.