



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

### Details

Product Status	Obsolete
Core Processor	ARM1136JF-S
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Multimedia; GPU, IPU, MPEG-4, VFP
RAM Controllers	DDR
Graphics Acceleration	Yes
Display & Interface Controllers	Keyboard, Keypad, LCD
Ethernet	-
SATA	-
USB	USB 2.0 (3)
Voltage - I/O	1.8V, 2.0V, 2.5V, 2.7V, 3.0V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	Random Number Generator, RTIC, Secure Fusebox, Secure JTAG, Secure Memory
Package / Case	473-LFBGA
Supplier Device Package	473-LFBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcimx31lcvmn4cr2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1.2 Ordering Information

Table 1 provides the ordering information for the MCIMX31C.

Part Number	Silicon Revision	Operating Temperature Range (°C)	Package <sup>2</sup>
MCIMX31CVMN4C!	2.0	-40 to 85	
MCIMX31LCVMN4C!	2.0	-40 to 85	
MCIMX31CVMN4D!	2.0.1	-40 to 85	19 v 19 mm
MCIMX31LCVMN4D!	2.0.1	-40 to 85	0.8 mm pitch,
MCIMX31CJMN4C	2.0.1	-40 to 85	Case 1931
MCIMX31LCJMN4D	2.0.1	-40 to 85	
MCIMX31CJMN4D	2.0.1	-40 to 85	

Table 1. MCIMX31C and MCIMX31LC Ordering Information<sup>1</sup>

<sup>1</sup> Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010: Indicated by the Icon (!)

<sup>2</sup> Case 1931 is RoHS compliant, lead-free, MSL = 3.

# **1.2.1** Feature Differences Between TO2.0 and TO 2.0.1

The following is a summary of the differences between silicon Revision 2.0 and Revision 2.0.1:

• Revision 2.0.1 - iROM updated to support boot from USB HS and SD/MMC.



For these characteristics,	Topic appears
Table 5, "Absolute Maximum Ratings"	on page 10
Table 6, "Thermal Resistance Data—19 $\times$ 19 mm Package"	on page 10
Table 7, "Operating Ranges"	on page 12
Table 8, "Specific Operating Ranges for Silicon Revision 2.0 and 2.0.1"	on page 12
Table 9, "Interface Frequency"	on page 13
Section 4.1.1, "Supply Current Specifications"	on page 14
Section 4.2, "Supply Power-Up/Power-Down Requirements and Restrictions"	on page 15

### Table 4. MCIMX31C Chip-Level Conditions

## CAUTION

Stresses beyond those listed under Table 5, "Absolute Maximum Ratings," on page 10 may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under Table 7, "Operating Ranges," on page 12 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Parameter	Symbol	Min	Мах	Units
Supply Voltage (Core)	QVCC <sub>max</sub>	-0.5	1.47	V
Supply Voltage (I/O)	NVCC <sub>max</sub>	-0.5	3.1	V
Input Voltage Range	V <sub>Imax</sub>	-0.5	NVCC +0.3	V
Storage Temperature	T <sub>storage</sub>	-40	125	°C
ESD Damage Immunity:				
Human Body Model (HBM)	V.	—	H1C <sup>1</sup>	V
Machine Model (MM)	vesd	—	200	v
Charge Device Model (CDM)		—	C2 <sup>2</sup>	
Offset voltage allowed in run mode between core supplies.	V <sub>core_offset</sub> <sup>3</sup>	—	15	mV

## Table 5. Absolute Maximum Ratings

<sup>1</sup> HBM ESD classification level according to the AEC-Q100-002-Rev-D standard.

<sup>2</sup> Integrated circuit CDM ESD classification level according to the AEC-Q100-011-Rev-B standard.

<sup>3</sup> The offset is the difference between all core voltage pair combinations of QVCC, QVCC1, and QVCC4.

Table 6 provides the thermal resistance data for the  $19 \times 19$  mm, 0.8 mm pitch package.

### Table 6. Thermal Resistance Data—19 imes 19 mm Package

Rating	Board	Symbol	Value	Unit	Notes
Junction to Ambient (natural convection)	Single layer board (1s)	$R_{ extsf{ heta}JA}$	46	°C/W	1, 2, 3
Junction to Ambient (natural convection)	Four layer board (2s2p)	$R_{ extsf{ heta}JA}$	29	°C/W	1, 2, 3
Junction to Ambient (@200 ft/min)	Single layer board (1s)	$R_{ extsf{ heta}JMA}$	38	°C/W	1, 2, 3



Rating	Board	Symbol	Value	Unit	Notes
Junction to Ambient (@200 ft/min)	Four layer board (2s2p)	$R_{ extsf{ heta}JMA}$	25	°C/W	1, 2, 3
Junction to Board	_	$R_{ extsf{ heta}JB}$	19	°C/W	1, 3
Junction to Case (Top)	_	R <sub>θJCtop</sub>	10	°C/W	1, 4
Junction to Package Top (natural convection)		$\Psi_{JT}$	2	°C/W	1, 5

### Table 6. Thermal Resistance Data—19 $\times$ 19 mm Package (continued)

## NOTES

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Junction-to-Ambient Thermal Resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.
- 3. Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
- 4. Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- 5. Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.



Table 7 provides the operating ranges.

## NOTE

The term NVCC in this section refers to the associated supply rail of an input or output. The association is shown in the Signal Multiplexing chapter of the reference manual.

## CAUTION

NVCC6 and NVCC9 must be at the same voltage potential. These supplies are connected together on-chip to optimize ESD damage immunity.

Symbol	Parameter	Min	Мах	Units
QVCC,	Core Operating Voltage <sup>1,2</sup>			
QVCC1,	$0 \le f_{ARM} \le 400 \text{ MHz}$	1.22	1.47	V
QVCC4	State Retention Voltage <sup>3</sup>	0.95	_	
NVCC1, NVCC3–10	I/O Supply Voltage, except DDR <sup>4</sup>	1.75	3.1	V
NVCC2, NVCC21, NVCC22	I/O Supply Voltage, DDR only	1.75	1.95	V
FVCC, MVCC, SVCC, UVCC	PLL (Phase-Locked Loop) and FPM (Frequency Pre-multiplier) Supply Voltage <sup>5</sup>	1.3	1.47	V
IOQVDD	On-device Level Shifter Supply Voltage	1.6	1.9	V
	Fusebox read Supply Voltage <sup>6</sup>		_	V
FUSE_VDD	Fusebox write (program) Supply Voltage <sup>7</sup>	3.0	3.3	V
T <sub>A</sub>	Operating Ambient Temperature Range	-40	85	°C
Тj	Operating Junction Temperature Range		105	°C

### Table 7. Operating Ranges

<sup>1</sup> Measured at package balls, including peripherals, ARM, and L2 cache supplies (QVCC, QVCC1, QVCC4, respectively).

<sup>2</sup> The core voltage must be higher than 1.38V to avoid corrupted data during transfers from the USB HS. Please refer to Errata file ENGcm02610 ID

<sup>3</sup> The SR voltage is applied to QVCC, QVCC1, and QVCC4 after the device is placed in SR mode. The Real-Time Clock (RTC) is operational in State Retention (SR) mode.

<sup>4</sup> Overshoot and undershoot conditions (transitions above NVCC and below GND) on I/O must be held below 0.6 V, and the duration of the overshoot/undershoot must not exceed 10% of the system clock cycle. Overshoot/undershoot must be controlled through printed circuit board layout, transmission line impedance matching, signal line termination, or other methods. Non-compliance to this specification may affect device reliability or cause permanent damage to the device.

<sup>5</sup> PLL voltage must not be altered after power-up, otherwise the PLL will be unstable and lose lock. To minimize inducing noise on the PLL supply line, source the voltage from a low-noise, dedicated supply. PLL parameters in Table 28, "DPLL Specifications," on page 31, are guaranteed over the entire specified voltage range.

<sup>6</sup> In read mode, FUSE\_VDD can be floated or grounded.

<sup>7</sup> Fuses might be inadvertently blown if written to while the voltage is below this minimum.

### Table 8. Specific Operating Ranges for Silicon Revision 2.0 and 2.0.1

Symbol	Parameter	Min	Max	Units
FUSE_VDD	Fusebox read Supply Voltage <sup>1</sup>	—	_	V
	Fusebox write (program) Supply Voltage <sup>2</sup>	3.0	3.3	V



- <sup>1</sup> In read mode, FUSE\_VDD should be floated or grounded.
- <sup>2</sup> Fuses might be inadvertently blown if written to while the voltage is below the minimum.

Table 9 provides information for interface frequency limits. For more details about clocks characteristics, see Section 4.3.8, "DPLL Electrical Specifications" on page 31 and Section 4.3.3, "Clock Amplifier Module (CAMP) Electrical Characteristics" on page 19.

ID	Parameter	Symbol	Min	Тур	Max	Units
1	JTAG TCK Frequency	f <sub>JTAG</sub>	DC	5	10	MHz
2	CKIL Frequency <sup>1</sup>	f <sub>CKIL</sub>	32	32.768	38.4	kHz
3	CKIH Frequency <sup>2</sup>	f <sub>CKIH</sub>	15	26	75	MHz

### Table 9. Interface Frequency

<sup>1</sup> CKIL must be driven by an external clock source to ensure proper start-up and operation of the device. CKIL is needed to clock the internal reset synchronizer, the watchdog, and the real-time clock.

<sup>2</sup> DPTC functionality, specifically the voltage/frequency relation table, is dependent on CKIH frequency. At the time of publication, standard tables used by Freescale OSs provided for a CKIH frequency of 26 MHz only. Any deviation from this frequency requires an update to the OS. For more details, refer to the particular OS user's guide documentation. DPTC/DVFS are not supported for fARM ≤ 400MHz.

### Table 10 shows the fusebox supply current parameters.

### **Table 10. Fusebox Supply Current Parameters**

Ref. Num	Description	Symbol	Minimum	Typical	Maximum	Units
1	eFuse Program Current. <sup>1</sup> Current to program one eFuse bit: efuse_pgm = 3.0V	I <sub>program</sub>	—	35	60	mA

<sup>1</sup> The current I<sub>program</sub> is during program time (t<sub>program</sub>).



# 4.1.1 Supply Current Specifications

Table 11 shows the core current consumption for  $-40^{\circ}$ C to  $85^{\circ}$ C for Silicon Revision 2.0 and 2.0.1 for the MCIMX31C.

Mode	QVCCQVCC1Conditions(Peripheral)(ARM)		QVCC (Peripheral)		Conditions QVCC QVC (Peripheral) (AR		/CC1 (RM)	QVCC4 (L2)		FVCC + MVCC + SVCC + UVCC (PLL)		Unit
		Тур	Max	Тур	Max	Тур	Max	Тур	Max			
Deep Sleep	<ul> <li>QVCC = 0.95 V</li> <li>ARM and L2 caches are power gated (QVCC1 = QVCC4 = 0 V)</li> <li>All PLLs are off, VCC = 1.4 V</li> <li>ARM is in well bias</li> <li>FPM is off</li> <li>32 kHz input is on</li> <li>CKIH input is off</li> <li>CAMP is off</li> <li>TCK input is off</li> <li>All modules are off</li> <li>No external resistive loads</li> <li>RNGA oscillator is off</li> </ul>	0.20	9.00			_		0.04	0.14	mA		
State Retention	<ul> <li>QVCC and QVCC1 = 0.95 V</li> <li>L2 caches are power gated (QVCC4 = 0 V)</li> <li>All PLLs are off, VCC = 1.4 V</li> <li>ARM is in well bias</li> <li>FPM is off</li> <li>32 kHz input is on</li> <li>CKIH input is off</li> <li>CAMP is off</li> <li>TCK input is off</li> <li>All modules are off</li> <li>No external resistive loads</li> <li>RNGA oscillator is off</li> </ul>	0.20	9.00	0.15	3.50	_	_	0.04	0.14	mA		
Wait	<ul> <li>QVCC,QVCC1, and QVCC4 = 1.22 V</li> <li>ARM is in wait for interrupt mode</li> <li>MAX is active</li> <li>L2 cache is stopped but powered</li> <li>MCU PLL is on (400 MHz), VCC = 1.4 V</li> <li>USB PLL and SPLL are off, VCC = 1.4 V</li> <li>FPM is on</li> <li>CKIH input is on</li> <li>CAMP is on</li> <li>32 kHz input is on</li> <li>All clocks are gated off</li> <li>All modules are off (by programming CGR[2:0] registers)</li> <li>RNGA oscillator is off</li> <li>No external resistive loads</li> </ul>	7.00	19.00	3.00	100.00	0.03	0.90	4.00	6.00	mA		

Table 11. Current Consumption for –40°C to 85°C <sup>1, 2</sup> for Silicon Revision 2.0 an	d 2.0.1	
---	---------	--

<sup>1</sup> Typical column: TA =  $25^{\circ}$ C

<sup>2</sup> Maximum column: TA =  $85^{\circ}$ C



Parameter	Min	Тур	Мах	Units
Input Frequency	15	—	75	MHz
VIL (for square wave input)	0	—	0.3	V
VIH (for square wave input)	(VDD <sup>1</sup> - 0.25)	—	3	V
Sinusoidal Input Amplitude	0.4 <sup>2</sup>	—	VDD	Vp-p
Duty Cycle	45	50	55	%

Table 17. Clock Amplifier Electrical Characteristics for CKIH Input

<sup>1</sup> VDD is the supply voltage of CAMP. See reference manual.

<sup>2</sup> This value of the sinusoidal input will be measured through characterization.

# 4.3.4 1-Wire Electrical Specifications

Figure 6 depicts the RPP timing, and Table 18 lists the RPP timing parameters.



Figure 6. Reset and Presence Pulses (RPP) Timing Diagram

ID	Parameters	Symbol	Min	Тур	Мах	Units
OW1	Reset Time Low	t <sub>RSTL</sub>	480	511	—	μs
OW2	Presence Detect High	t <sub>PDH</sub>	15	—	60	μs
OW3	Presence Detect Low	t <sub>PDL</sub>	60	—	240	μs
OW4	Reset Time High	t <sub>RSTH</sub>	480	512	—	μs

Table 18. RPP Sequence Delay Comparisons Timing Parameters

Figure 7 depicts Write 0 Sequence timing, and Table 19 lists the timing parameters.







Table 31. DDR/SDF	R SDRAM Read	Cycle	Timing	Parameters
-------------------	--------------	-------	--------	------------

ID	Parameter	Symbol	Min	Мах	Unit
SD1	SDRAM clock high-level width	tCH	3.4	4.1	ns
SD2	SDRAM clock low-level width	tCL	3.4	4.1	ns
SD3	SDRAM clock cycle time	tCK	7.5	_	ns
SD4	CS, RAS, CAS, WE, DQM, CKE setup time	tCMS	2.0	_	ns
SD5	CS, RAS, CAS, WE, DQM, CKE hold time	tCMH	1.8	_	ns
SD6	Address setup time	tAS	2.0	_	ns
SD7	Address hold time	tAH	1.8	_	ns
SD8	SDRAM access time	tAC	_	6.47	ns





Figure 37. Mobile DDR SDRAM Write Cycle Timing Diagram

### Table 35. Mobile DDR SDRAM Write Cycle Timing Parameters<sup>1</sup>

ID	Parameter		Min	Max	Unit
SD17	DQ & DQM setup time to DQS	tDS	0.95	_	ns
SD18	DQ & DQM hold time to DQS	tDH	0.95	_	ns
SD19	Write cycle DQS falling edge to SDCLK output delay time.	tDSS	1.8	_	ns
SD20	Write cycle DQS falling edge to SDCLK output hold time.	tDSH	1.8	—	ns

<sup>1</sup> Test condition: Measured using delay line 5 programmed as follows: ESDCDLY5[15:0] = 0x0703.

## NOTE

SDRAM CLK and DQS related parameters are being measured from the 50% point—that is, high is defined as 50% of signal value and low is defined as 50% of signal value.

## NOTE

The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 35 indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency.



The timing described in Figure 43 is that of a Motorola sensor. Some other sensors may have a slightly different timing. The CSI can be programmed to support rising/falling-edge triggered SENSB\_VSYNC; active-high/low SENSB\_HSYNC; and rising/falling-edge triggered SENSB\_PIX\_CLK.

## 4.3.14.3 Electrical Characteristics

Figure 44 depicts the sensor interface timing, and Table 42 lists the timing parameters.



Figure 44. Sensor Interface Timing Diagram

ID	Parameter	Symbol	Min.	Max.	Units
IP1	Sensor input clock frequency	Fmck	0.01	133	MHz
IP2	Data and control setup time	Tsu	5	_	ns
IP3	Data and control holdup time	Thd	3	_	ns
IP4	Sensor output (pixel) clock frequency	Fpck	0.01	133	MHz

Table 42. Sensor Interface Timing Parameters<sup>1</sup>

<sup>1</sup> The timing specifications for Figure 43 are referenced to the rising edge of SENS\_PIX\_CLK when the SENS\_PIX\_CLK\_POL bit in the CSI\_SENS\_CONF register is cleared. When the SENS\_PIX\_CLK\_POL is set, the clock is inverted and all timing specifications will remain the same but are referenced to the falling edge of the clock.

# 4.3.15 IPU–Display Interfaces

## 4.3.15.1 Supported Display Components

Table 43 lists the known supported display components at the time of publication.



Туре	Vendor	Model			
TFT displays (memory-less)	Sharp (HR-TFT Super Mobile LCD family)	LQ035Q7 DB02, LM019LC1Sxx			
	Samsung (QCIF and QVGA TFT modules for mobile phones)	LTS180S1-HF1, LTS180S3-HF1, LTS350Q1-PE1, LTS350Q1-PD1, LTS220Q1-HE1 <sup>2</sup>			
	Toshiba (LTM series)	LTM022P806 <sup>2</sup> , LTM04C380K <sup>2</sup> , LTM018A02A <sup>2</sup> , LTM020P332 <sup>2</sup> , LTM021P337 <sup>2</sup> , LTM019P334 <sup>2</sup> , LTM022A783 <sup>2</sup> , LTM022A05ZZ <sup>2</sup>			
	NEC	NL6448BC20-08E, NL8060BC31-27			
Display controllers	Epson	S1D15xxx series, S1D19xxx series, S1D13713, S1D13715			
	Solomon Systech	SSD1301 (OLED), SSD1828 (LDCD)			
	Hitachi	HD66766, HD66772			
	ATI	W2300			
Smart display modules	Epson	L1F10043 T <sup>2</sup> , L1F10044 T <sup>2</sup> , L1F10045 T <sup>2</sup> , L2D22002 <sup>2</sup> , L2D20014 <sup>2</sup> , L2F50032 <sup>2</sup> , L2D25001 T <sup>2</sup>			
	Hitachi	120 160 65K/4096 C-STN (#3284 LTD-1398-2) based on HD 66766 controller			
	Densitron Europe LTD	All displays with MPU 80/68K series interface and serial peripheral interface			
	Sharp	LM019LC1Sxx			
	Sony	ACX506AKM			
Digital video encoders	Analog Devices	ADV7174/7179			
(for TV)	Crystal (Cirrus Logic)	CS49xx series			
	Focus	FS453/4			

Table 43. Supported Display Components	43. Supported Display Compon	nents <sup>1</sup>
--	------------------------------	--------------------

<sup>1</sup> Freescale Semiconductor does not recommend one supplier over another and in no way suggests that these are the only display component suppliers.

<sup>2</sup> These display components not validated at time of publication.

# 4.3.15.2 Synchronous Interfaces

## 4.3.15.2.1 Interface to Active Matrix TFT LCD Panels, Functional Description

Figure 45 depicts the LCD interface timing for a generic active matrix color TFT panel. In this figure signals are shown with negative polarity. The sequence of events for active matrix interface timing is:

- DISPB\_D3\_CLK latches data into the panel on its negative edge (when positive polarity is selected). In active mode, DISPB\_D3\_CLK runs continuously.
- DISPB\_D3\_HSYNC causes the panel to start a new line.
- DISPB\_D3\_VSYNC causes the panel to start a new frame. It always encompasses at least one HSYNC pulse.



ID	Parameter	Symbol	Min.	Typ. <sup>1</sup>	Max.	Units
IP36	Controls hold time for write	Tdchw	Tdicpw-Tdicdw-1.5	Tdicpw-Tdicdw	—	ns
IP37	Slave device data delay <sup>8</sup>	Tracc	0	—	Tdrp <sup>9</sup> –Tlbd <sup>10</sup> –Tdicur–1.5	ns
IP38	Slave device data hold time <sup>8</sup>	Troh	Tdrp-Tlbd-Tdicdr+1.5	—	Tdicpr-Tdicdr-1.5	ns
IP39	Write data setup time	Tds	Tdicdw-1.5	Tdicdw	—	ns
IP40	Write data hold time	Tdh	Tdicpw-Tdicdw-1.5	Tdicpw-Tdicdw	—	ns
IP41	Read period <sup>2</sup>	Tdicpr	Tdicpr-1.5	Tdicpr	Tdicpr+1.5	ns
IP42	Write period <sup>3</sup>	Tdicpw	Tdicpw-1.5	Tdicpw	Tdicpw+1.5	ns
IP43	Read down time <sup>4</sup>	Tdicdr	Tdicdr-1.5	Tdicdr	Tdicdr+1.5	ns
IP44	Read up time <sup>5</sup>	Tdicur	Tdicur-1.5	Tdicur	Tdicur+1.5	ns
IP45	Write down time <sup>6</sup>	Tdicdw	Tdicdw-1.5	Tdicdw	Tdicdw+1.5	ns
IP46	Write up time <sup>7</sup>	Tdicuw	Tdicuw-1.5	Tdicuw	Tdicuw+1.5	ns
IP47	Read time point <sup>9</sup>	Tdrp	Tdrp–1.5	Tdrp	Tdrp+1.5	ns

### Table 47. Asynchronous Parallel Interface Timing Parameters—Access Level (continued)

<sup>1</sup>The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These conditions may be device specific.

<sup>2</sup> Display interface clock period value for read:

Tdicpr = T<sub>HSP\_CLK</sub> ceil <u>DISP#\_IF\_CLK\_PER\_RD</u> HSP\_CLK\_PERIOD

 $[dicpw = T_{HSP_CLK} \cdot ceil \left[ \frac{DISP\#_IF_CLK_PER_WR}{HSP_CLK_PERIOD} \right]$ 

4 Display interface clock down time for read: cail[2 · DISP#\_IF\_CLK\_DOWN\_RD]  $\Gamma dicdr = \frac{1}{T}T$ 

$$= \frac{1}{2} T_{\text{HSP}_{\text{CLK}}} \cdot \frac{\text{cell}}{\text{HSP}_{\text{CLK}_{\text{PERIOD}}}}$$

- Display interface clock up time for read:  $\Gamma dicur = \frac{1}{2}T_{HSP\_CLK} \cdot ceil \left[\frac{2 \cdot DISP\#\_IF\_CLK\_UP\_RD}{HSP\_CLK\_PERIOD}\right]$ 5
- <sup>6</sup> Display interface clock down time for write:  $Tdicdw = \frac{1}{2}T_{HSP_CLK} \cdot ceil \left[\frac{2 \cdot DISP\#_IF_CLK_DOWN_WR}{HSP_CLK_PERIOD}\right]$
- <sup>7</sup> Display interface clock up time for write:

 $\label{eq:clcuw} \ensuremath{\texttt{I}}\xspace{-1pt} dicuw = \frac{1}{2}\ensuremath{\texttt{T}}\xspace{-1pt} HSP\_CLK \cdot ceil \left[ \frac{2 \cdot DISP\#\_IF\_CLK\_UP\_WR}{HSP\_CLK\_PERIOD} \right]$ 

<sup>8</sup> This parameter is a requirement to the display connected to the IPU

9 Data read point

 $\Gamma drp = T_{HSP\_CLK} \cdot ceil \left[ \frac{DISP\#\_READ\_EN}{HSP\_CLK\_PERIOD} \right]$ 

<sup>10</sup> Loopback delay Tlbd is the cumulative propagation delay of read controls and read data. It includes an IPU output delay, a device-level output delay, board delays, a device-level input delay, an IPU input delay. This value is device specific.

<sup>&</sup>lt;sup>3</sup> Display interface clock period value for write:



The DISP#\_IF\_CLK\_PER\_WR, DISP#\_IF\_CLK\_PER\_RD, HSP\_CLK\_PERIOD, DISP#\_IF\_CLK\_DOWN\_WR, DISP#\_IF\_CLK\_UP\_WR, DISP#\_IF\_CLK\_DOWN\_RD, DISP#\_IF\_CLK\_UP\_RD and DISP#\_READ\_EN parameters are programmed via the DI\_DISP#\_TIME\_CONF\_1, DI\_DISP#\_TIME\_CONF\_2 and DI\_HSP\_CLK\_PER Registers.

## 4.3.15.5.3 Serial Interfaces, Functional Description

The IPU supports the following types of asynchronous serial interfaces:

- 3-wire (with bidirectional data line)
- 4-wire (with separate data input and output lines)
- 5-wire type 1 (with sampling RS by the serial clock)
- 5-wire type 2 (with sampling RS by the chip select signal)

Figure 60 depicts timing of the 3-wire serial interface. The timing images correspond to active-low DISPB\_D#\_CS signal and the straight polarity of the DISPB\_SD\_D\_CLK signal.

For this interface, a bidirectional data line is used outside the device. The IPU still uses separate input and output data lines (IPP\_IND\_DISPB\_SD\_D and IPP\_DO\_DISPB\_SD\_D). The I/O mux should provide joining the internal data lines to the bidirectional external line according to the IPP\_OBE\_DISPB\_SD\_D signal provided by the IPU.

Each data transfer can be preceded by an optional preamble with programmable length and contents. The preamble is followed by read/write (RW) and address (RS) bits. The order of the these bits is programmable. The RW bit can be disabled. The following data can consist of one word or of a whole burst. The interface parameters are controlled by the DI\_SER\_DISP1\_CONF and DI\_SER\_DISP2\_CONF Registers.



Figure 60. 3-Wire Serial Interface Timing Diagram

Figure 61 depicts timing of the 4-wire serial interface. For this interface, there are separate input and output data lines both inside and outside the device.









## 4.3.20.3 Power Down Sequence

Power down sequence for SIM interface is as follows:

- 1. SIMPD port detects the removal of the SIM Card
- 2. RST goes Low
- 3. CLK goes Low
- 4. TX goes Low
- 5. VEN goes Low

Each of this steps is done in one CKIL period (usually 32 kHz). Power down can be started because of a SIM Card removal detection or launched by the processor. Figure 75 and Table 55 show the usual timing requirements for this sequence, with Fckil = CKIL frequency value.



<u>j</u>

Table 55. Timing Requirements	for Power Down Sequence
-------------------------------	-------------------------

Num	Description	Symbol	Min	Мах	Unit
1	SIM reset to SIM clock stop	S <sub>rst2clk</sub>	0.9*1/FCKIL	0.8	μs
2	SIM reset to SIM TX data low	S <sub>rst2dat</sub>	1.8*1/FCKIL	1.2	μs
3	SIM reset to SIM Voltage Enable Low	S <sub>rst2ven</sub>	2.7*1/FCKIL	1.8	μs
4	SIM Presence Detect to SIM reset Low	S <sub>pd2rst</sub>	0.9*1/FCKIL	25	ns