



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                 |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                        |
| Core Processor             | 8051                                                                                                                                                            |
| Core Size                  | 8-Bit                                                                                                                                                           |
| Speed                      | 18MHz                                                                                                                                                           |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                                                                                                                               |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT                                                                                                              |
| Number of I/O              | 26                                                                                                                                                              |
| Program Memory Size        | 8KB (8K x 8)                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                           |
| EEPROM Size                | 512 x 8                                                                                                                                                         |
| RAM Size                   | 768 x 8                                                                                                                                                         |
| Voltage - Supply (Vcc/Vdd) | 2.4V ~ 3.6V                                                                                                                                                     |
| Data Converters            | A/D 8x8b; D/A 2x8b                                                                                                                                              |
| Oscillator Type            | Internal                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                   |
| Package / Case             | 28-LCC (J-Lead)                                                                                                                                                 |
| Supplier Device Package    | 28-PLCC (11.48x11.48)                                                                                                                                           |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc9351fa-112">https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc9351fa-112</a> |

## 2.2 Additional features

- A high performance 80C51 CPU provides instruction cycle times of 111 ns to 222 ns for all instructions except multiply and divide when executing at 18 MHz. This is six times the performance of the standard 80C51 running at the same clock frequency. A lower clock frequency for the same performance results in power savings and reduced EMI.
- Serial flash In-Circuit Programming (ICP) allows simple production coding with commercial EPROM programmers. Flash security bits prevent reading of sensitive application programs.
- Serial flash In-System Programming (ISP) allows coding while the device is mounted in the end application.
- In-Application Programming (IAP) of the flash code memory. This allows changing the code in a running application.
- Watchdog timer with separate on-chip oscillator, nominal 400 kHz, calibrated to  $\pm 5\%$ , requiring no external components. The watchdog prescaler is selectable from eight values.
- High-accuracy internal RC oscillator option, with clock doubler option, allows operation without external oscillator components. The RC oscillator option is selectable and fine tunable.
- Clock switching on the fly among internal RC oscillator, watchdog oscillator, external clock source provides optimal support of minimal power active mode with fast switching to maximum performance.
- Idle and two different power-down reduced power modes. Improved wake-up from Power-down mode (a LOW interrupt input starts execution). Typical power-down current is 1  $\mu\text{A}$  (total power-down with voltage comparators disabled).
- Active-LOW reset. On-chip power-on reset allows operation without external reset components. A software reset function is also available.
- Configurable on-chip oscillator with frequency range options selected by user programmed flash configuration bits. Oscillator options support frequencies from 20 kHz to the maximum operating frequency of 18 MHz.
- Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator allowing it to perform an oscillator fail detect function.
- Programmable port output configuration options: quasi-bidirectional, open drain, push-pull, input-only.
- High current sourcing/sinking (20 mA) on eight I/O pins (P0.3 to P0.7, P1.4, P1.6, P1.7). All other port pins have high sinking capability (20 mA). A maximum limit is specified for the entire chip.
- Port 'input pattern match' detect. Port 0 may generate an interrupt when the value of the pins match or do not match a programmable pattern.
- Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns minimum ramp times.
- Only power and ground connections are required to operate the P89LPC9331/9341/9351/9361 when internal reset option is selected.
- Four interrupt priority levels.
- Eight keypad interrupt inputs, plus two additional external interrupt inputs.
- Schmitt trigger port inputs.
- Second data pointer.
- Emulation support.

### 3. Ordering information

Table 1. Ordering information

| Type number   | Package |                                                                        |          |
|---------------|---------|------------------------------------------------------------------------|----------|
|               | Name    | Description                                                            | Version  |
| P89LPC9331FDH | TSSOP28 | plastic thin shrink small outline package; 28 leads; body width 4.4 mm | SOT361-1 |
| P89LPC9331HDH | TSSOP28 | plastic thin shrink small outline package; 28 leads; body width 4.4 mm | SOT361-1 |
| P89LPC9341FDH | TSSOP28 | plastic thin shrink small outline package; 28 leads; body width 4.4 mm | SOT361-1 |
| P89LPC9351FA  | PLCC28  | plastic leaded chip carrier; 28 leads                                  | SOT261-2 |
| P89LPC9351FDH | TSSOP28 | plastic thin shrink small outline package; 28 leads; body width 4.4 mm | SOT361-1 |
| P89LPC9361FDH | TSSOP28 | plastic thin shrink small outline package; 28 leads; body width 4.4 mm | SOT361-1 |

#### 3.1 Ordering options

Table 2. Ordering options

| Type number   | Flash memory | Temperature range | Frequency       |
|---------------|--------------|-------------------|-----------------|
| P89LPC9331FDH | 4 kB         | –40 °C to +85 °C  | 0 MHz to 18 MHz |
| P89LPC9331HDH | 4 kB         | –40 °C to +125 °C | 0 MHz to 18 MHz |
| P89LPC9341FDH | 8 kB         | –40 °C to +85 °C  | 0 MHz to 18 MHz |
| P89LPC9351FA  | 8 kB         | –40 °C to +85 °C  | 0 MHz to 18 MHz |
| P89LPC9351FDH | 8 kB         | –40 °C to +85 °C  | 0 MHz to 18 MHz |
| P89LPC9361FDH | 16 kB        | –40 °C to +85 °C  | 0 MHz to 18 MHz |

5. Functional diagram




Fig 2. Functional diagram (P89LPC9331/9341)




Fig 3. Functional diagram (P89LPC9351/9361)

**Table 6. Special function registers - P89LPC9351/9361**

\* indicates SFRs that are bit addressable.

| Name                 | Description                           | SFR<br>addr. | Bit functions and addresses |        |        |       |       |        |        |       | Reset value       |           |
|----------------------|---------------------------------------|--------------|-----------------------------|--------|--------|-------|-------|--------|--------|-------|-------------------|-----------|
|                      |                                       |              |                             |        |        |       |       |        |        |       | Hex               | Binary    |
| AD1DAT3              | A/D_1 data<br>register 3              | F5H          |                             |        |        |       |       |        |        |       | 00                | 0000 0000 |
| AUXR1                | Auxiliary function<br>register        | A2H          | CLKLP                       | EBRR   | ENT1   | ENT0  | SRST  | 0      | -      | DPS   | 00                | 0000 00x0 |
| Bit address          |                                       |              | F7                          | F6     | F5     | F4    | F3    | F2     | F1     | F0    |                   |           |
| B*                   | B register                            | F0H          |                             |        |        |       |       |        |        |       | 00                | 0000 0000 |
| BRGR0 <sup>[2]</sup> | Baud rate<br>generator 0 rate<br>low  | BEH          |                             |        |        |       |       |        |        |       | 00                | 0000 0000 |
| BRGR1 <sup>[2]</sup> | Baud rate<br>generator 0 rate<br>high | BFH          |                             |        |        |       |       |        |        |       | 00                | 0000 0000 |
| BRGCON               | Baud rate<br>generator 0<br>control   | BDH          | -                           | -      | -      | -     | -     | -      | SBRGS  | BRGEN | 00 <sup>[2]</sup> | xxxx xx00 |
| CCCRA                | Capture compare<br>A control register | EAH          | ICECA2                      | ICECA1 | ICECA0 | ICESA | ICNFA | FCOA   | OCMA1  | OCMA0 | 00                | 0000 0000 |
| CCCRB                | Capture compare<br>B control register | EBH          | ICECB2                      | ICECB1 | ICECB0 | ICESB | ICNFB | FCOB   | OCMB1  | OCMB0 | 00                | 0000 0000 |
| CCCRC                | Capture compare<br>C control register | ECH          | -                           | -      | -      | -     | -     | FCOC   | OCMC1  | OCMC0 | 00                | xxxx x000 |
| CCCRD                | Capture compare<br>D control register | EDH          | -                           | -      | -      | -     | -     | FCOD   | OCMD1  | OCMD0 | 00                | xxxx x000 |
| CMP1                 | Comparator 1<br>control register      | ACH          | -                           | -      | CE1    | CP1   | CN1   | OE1    | CO1    | CMF1  | 00 <sup>[1]</sup> | xx00 0000 |
| CMP2                 | Comparator 2<br>control register      | ADH          | -                           | -      | CE2    | CP2   | CN2   | OE2    | CO2    | CMF2  | 00 <sup>[1]</sup> | xx00 0000 |
| DEECON               | Data EEPROM<br>control register       | F1H          | EEIF                        | HVERR  | ECTL1  | ECTL0 | -     | EWERR1 | EWERR0 | EADR8 | 80                | 1000 0000 |
| DEEDAT               | Data EEPROM<br>data register          | F2H          |                             |        |        |       |       |        |        |       | 00                | 0000 0000 |
| DEEADR               | Data EEPROM<br>address register       | F3H          |                             |        |        |       |       |        |        |       | 00                | 0000 0000 |

**Table 6. Special function registers - P89LPC9351/9361**

\* indicates SFRs that are bit addressable.

| Name   | Description                          | SFR addr.          | Bit functions and addresses |           |           |           |           |           |           |           | Reset value |           |
|--------|--------------------------------------|--------------------|-----------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-------------|-----------|
|        |                                      |                    | MSB                         |           |           |           | LSB       |           |           |           | Hex         | Binary    |
| SPSTAT | SPI status register                  | E1H                | SPIF                        | WCOL      | -         | -         | -         | -         | -         | -         | 00          | 00xx xxxx |
| SPDAT  | SPI data register                    | E3H                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| TAMOD  | Timer 0 and 1 auxiliary mode         | 8FH                | -                           | -         | -         | T1M2      | -         | -         | -         | T0M2      | 00          | xxx0 xxx0 |
|        |                                      | <b>Bit address</b> | <b>8F</b>                   | <b>8E</b> | <b>8D</b> | <b>8C</b> | <b>8B</b> | <b>8A</b> | <b>89</b> | <b>88</b> |             |           |
| TCON*  | Timer 0 and 1 control                | 88H                | TF1                         | TR1       | TF0       | TR0       | IE1       | IT1       | IE0       | IT0       | 00          | 0000 0000 |
| TCR20* | CCU control register 0               | C8H                | PLEEN                       | HLTRN     | HLTEN     | ALTCd     | ALTAB     | TDIR2     | TMOD21    | TMOD20    | 00          | 0000 0000 |
| TCR21  | CCU control register 1               | F9H                | TCOU2                       | -         | -         | -         | PLLDV.3   | PLLDV.2   | PLLDV.1   | PLLDV.0   | 00          | 0xxx 0000 |
| TH0    | Timer 0 high                         | 8CH                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| TH1    | Timer 1 high                         | 8DH                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| TH2    | CCU timer high                       | CDH                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| TICR2  | CCU interrupt control register       | C9H                | TOIE2                       | TOCIE2D   | TOCIE2C   | TOCIE2B   | TOCIE2A   | -         | TICIE2B   | TICIE2A   | 00          | 0000 0x00 |
| TIFR2  | CCU interrupt flag register          | E9H                | TOIF2                       | TOCF2D    | TOCF2C    | TOCF2B    | TOCF2A    | -         | TICF2B    | TICF2A    | 00          | 0000 0x00 |
| TISE2  | CCU interrupt status encode register | DEH                | -                           | -         | -         | -         | -         | ENCINT.2  | ENCINT.1  | ENCINT.0  | 00          | xxxx x000 |
| TL0    | Timer 0 low                          | 8AH                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| TL1    | Timer 1 low                          | 8BH                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| TL2    | CCU timer low                        | CCH                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| TMOD   | Timer 0 and 1 mode                   | 89H                | T1GATE                      | T1C/T     | T1M1      | T1M0      | T0GATE    | T0C/T     | T0M1      | T0M0      | 00          | 0000 0000 |
| TOR2H  | CCU reload register high             | CFH                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| TOR2L  | CCU reload register low              | CEH                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| TPCR2H | Prescaler control register high      | CBH                | -                           | -         | -         | -         | -         | -         | TPCR2H.1  | TPCR2H.0  | 00          | xxxx xx00 |

## 7.2 Enhanced CPU

The P89LPC9331/9341/9351/9361 uses an enhanced 80C51 CPU which runs at six times the speed of standard 80C51 devices. A machine cycle consists of two CPU clock cycles, and most instructions execute in one or two machine cycles.

## 7.3 Clocks

### 7.3.1 Clock definitions

The P89LPC9331/9341/9351/9361 device has several internal clocks as defined below:

**OSCCLK** — Input to the DIVM clock divider. OSCCLK is selected from one of four clock sources (see Figure 7) and can also be optionally divided to a slower frequency (see Section 7.11 “CCLK modification: DIVM register”).

**Remark:**  $f_{osc}$  is defined as the OSCCLK frequency.

**CCLK** — CPU clock; output of the clock divider. There are two CCLK cycles per machine cycle, and most instructions are executed in one to two machine cycles (two or four CCLK cycles).

**RCCLK** — The internal 7.373 MHz RC oscillator output. The clock doubler option, when enabled, provides an output frequency of 14.746 MHz.

**PCLK** — Clock for the various peripheral devices and is  $CCLK/2$ .

### 7.3.2 CPU clock (OSCCLK)

The P89LPC9331/9341/9351/9361 provides several user-selectable oscillator options in generating the CPU clock. This allows optimization for a range of needs from high precision to lowest possible cost. These options are configured when the flash is programmed and include an on-chip watchdog oscillator, an on-chip RC oscillator, an oscillator using an external crystal, or an external clock source.

## 7.4 Crystal oscillator option

The crystal oscillator option can be optimized for low, medium, or high frequency crystals covering a range from 20 kHz to 18 MHz. It can be the clock source of OSCCLK, and RTC. Low speed oscillator option can be the clock source of WDT.

### 7.4.1 Low speed oscillator option

This option supports an external crystal in the range of 20 kHz to 100 kHz. Ceramic resonators are also supported in this configuration.

### 7.4.2 Medium speed oscillator option

This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic resonators are also supported in this configuration.

### 7.4.3 High speed oscillator option

This option supports an external crystal in the range of 4 MHz to 18 MHz. Ceramic resonators are also supported in this configuration.

### 7.13 Memory organization

The various P89LPC9331/9341/9351/9361 memory spaces are as follows:

- **DATA**  
128 bytes of internal data memory space (00H:7FH) accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.
- **IDATA**  
Indirect Data. 256 bytes of internal data memory space (00H:FFH) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the DATA area and the 128 bytes immediately above it.
- **SFR**  
Special Function Registers. Selected CPU registers and peripheral control and status registers, accessible only via direct addressing.
- **XDATA (P89LPC9351/9361)**  
'External' Data or Auxiliary RAM. Duplicates the classic 80C51 64 kB memory space addressed via the MOVX instruction using the DPTR, R0, or R1. All or part of this space could be implemented on-chip. The P89LPC9351/9361 has 512 bytes of on-chip XDATA memory, plus extended SFRs located in XDATA.
- **CODE**  
64 kB of Code memory space, accessed as part of program execution and via the MOVC instruction. The P89LPC9331/9341/9351/9361 has 4 kB/8 kB/16 kB of on-chip Code memory.

The P89LPC9351/9361 also has 512 bytes of on-chip data EEPROM that is accessed via SFRs (see [Section 7.14](#)).

### 7.14 Data RAM arrangement

The 768 bytes of on-chip RAM are organized as shown in [Table 8](#).

**Table 8. On-chip data memory usages**

| Type  | Data RAM                                                                                                | Size (bytes) |
|-------|---------------------------------------------------------------------------------------------------------|--------------|
| DATA  | Memory that can be addressed directly and indirectly                                                    | 128          |
| IDATA | Memory that can be addressed indirectly                                                                 | 256          |
| XDATA | Auxiliary (External Data) on-chip memory that is accessed using the MOVX instructions (P89LPC9351/9361) | 512          |

### 7.15 Interrupts

The P89LPC9331/9341/9351/9361 uses a four priority level interrupt structure. This allows great flexibility in controlling the handling of the many interrupt sources. The P89LPC9331/9341/9351/9361 supports 15 interrupt sources: external interrupts 0 and 1, timers 0 and 1, serial port TX, serial port RX, combined serial port RX/TX, brownout detect, watchdog/RTC, I<sup>2</sup>C-bus, keyboard, comparators 1 and 2, SPI, CCU, data EEPROM write/ADC completion.



Some chip functions continue to operate and draw power during Power-down mode, increasing the total power used during power-down. These include: Brownout detect, watchdog timer, comparators (note that comparators can be powered down separately), and RTC/system timer. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock and the RTC is enabled.

### 7.18.3 Total Power-down mode

This is the same as Power-down mode except that the brownout detection circuitry and the voltage comparators are also disabled to conserve additional power. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock **and** the RTC is enabled. If the internal RC oscillator is used to clock the RTC during power-down, there will be high power consumption. Please use an external low frequency clock to achieve low power with the RTC running during power-down.

## 7.19 Reset

The P1.5/ $\overline{\text{RST}}$  pin can function as either a LOW-active reset input or as a digital input, P1.5. The Reset Pin Enable (RPE) bit in UCFG1, when set to logic 1, enables the external reset input function on P1.5. When cleared, P1.5 may be used as an input pin.

**Remark:** During a power-up sequence, the RPE selection is overridden and this pin always functions as a reset input. **An external circuit connected to this pin should not hold this pin LOW during a power-on sequence as this will keep the device in reset.** After power-up this pin will function as defined by the RPE bit. Only a power-up reset will temporarily override the selection defined by RPE bit. Other sources of reset will not override the RPE bit. When this pin functions as a reset input, an internal pull-up resistance is connected (see [Table 12 “Static characteristics”](#)).

**Note:** During a power cycle,  $V_{DD}$  must fall below  $V_{POR}$  before power is reapplied, in order to ensure a power-on reset (see [Table 12 “Static characteristics”](#)).

Reset can be triggered from the following sources:

- External reset pin (during power-up or if user configured via UCFG1)
- Power-on detect
- Brownout detect
- Watchdog timer
- Software reset
- UART break character detect reset

For every reset source, there is a flag in the Reset Register, RSTSRC. The user can read this register to determine the most recent reset source. These flag bits can be cleared in software by writing a logic 0 to the corresponding bit. More than one flag bit may be set:

- During a power-on reset, both POF and BOF are set but the other flag bits are cleared.
- A Watchdog reset is similar to a power-on reset, both POF and BOF are set but the other flag bits are cleared.
- For any other reset, previously set flag bits that have not been cleared will remain set.

Since N ranges from 0 to 15, the CCLK frequency can be in the range of PCLK to PCLK/16.

### 7.22.9 CCU interrupts

There are seven interrupt sources on the CCU which share a common interrupt vector.




Fig 12. Capture/compare unit interrupts

## 7.23 UART


The P89LPC9331/9341/9351/9361 has an enhanced UART that is compatible with the conventional 80C51 UART except that Timer 2 overflow cannot be used as a baud rate source. The P89LPC9331/9341/9351/9361 does include an independent baud rate generator. The baud rate can be selected from the oscillator (divided by a constant), Timer 1 overflow, or the independent baud rate generator. In addition to the baud rate generation, enhancements over the standard 80C51 UART include Framing Error detection, automatic address recognition, selectable double buffering and several interrupt options. The UART can be operated in four modes: shift register, 8-bit UART, 9-bit UART, and CPU clock/32 or CPU clock/16.

### 7.23.1 Mode 0

Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted or received, LSB first. The baud rate is fixed at  $\frac{1}{16}$  of the CPU clock frequency.

## 7.25 SPI

The P89LPC9331/9341/9351/9361 provides another high-speed serial communication interface: the SPI interface. SPI is a full-duplex, high-speed, synchronous communication bus with two operation modes: Master mode and Slave mode. Up to 3 Mbit/s can be supported in either Master mode or Slave mode. It has a Transfer Completion Flag and Write Collision Flag Protection.



**Fig 16. SPI block diagram**

The SPI interface has four pins: SPICLK, MOSI, MISO and  $\overline{SS}$ :

- SPICLK, MOSI and MISO are typically tied together between two or more SPI devices. Data flows from master to slave on MOSI (Master Out Slave In) pin and flows from slave to master on MISO (Master In Slave Out) pin. The SPICLK signal is output in the Master mode and is input in the Slave mode. If the SPI system is disabled, i.e., SPEN (SPCTL.6) = 0 (reset value), these pins are configured for port functions.
- $\overline{SS}$  is the optional slave select pin. In a typical configuration, an SPI master asserts one of its port pins to select one SPI device as the current slave. An SPI slave device uses its  $\overline{SS}$  pin to determine whether it is selected.

Typical connections are shown in [Figure 17](#) through [Figure 19](#).

## 9. Limiting values

**Table 11. Limiting values**


In accordance with the Absolute Maximum Rating System (IEC 60134).<sup>[1]</sup>



| Symbol            | Parameter                                      | Conditions                                                   | Min   | Max            | Unit |
|-------------------|------------------------------------------------|--------------------------------------------------------------|-------|----------------|------|
| $T_{amb(bias)}$   | bias ambient temperature                       |                                                              | -55   | +125           | °C   |
| $T_{stg}$         | storage temperature                            |                                                              | -65   | +150           | °C   |
| $I_{OH(I/O)}$     | HIGH-level output current per input/output pin |                                                              | -     | 20             | mA   |
| $I_{OL(I/O)}$     | LOW-level output current per input/output pin  |                                                              | -     | 20             | mA   |
| $I_{I/Otot(max)}$ | maximum total input/output current             |                                                              | -     | 100            | mA   |
| $V_{xtal}$        | crystal voltage                                | on XTAL1, XTAL2 pin to $V_{SS}$                              | -     | $V_{DD} + 0.5$ | V    |
| $V_n$             | voltage on any other pin                       | except XTAL1, XTAL2 to $V_{SS}$                              | -0.5  | +5.5           | V    |
| $P_{tot(pack)}$   | total power dissipation (per package)          | based on package heat transfer, not device power consumption | -     | 1.5            | W    |
| $V_{ESD}$         | electrostatic discharge voltage                | human body model; all pins <sup>[2]</sup>                    | -3000 | +3000          | V    |
|                   |                                                | charged device model; all pins                               | -700  | +700           | V    |

[1] The following applies to Table 11:

- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
- Parameters are valid over ambient temperature range unless otherwise specified. All voltages are with respect to  $V_{SS}$  unless otherwise noted.

[2] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.


**Fig 25. Frequency vs. supply voltage**



**10.3 BOD characteristics****Table 13. BOD static characteristics** $V_{DD} = 2.4\text{ V to }3.6\text{ V unless otherwise specified.}$  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C for industrial applications, }-40\text{ }^{\circ}\text{C to }+125\text{ }^{\circ}\text{C extended, unless otherwise specified.}$ 

| Symbol            | Parameter    | Conditions            | Min  | Typ <sup>[1]</sup> | Max  | Unit |
|-------------------|--------------|-----------------------|------|--------------------|------|------|
| BOD interrupt     |              |                       |      |                    |      |      |
| V <sub>trip</sub> | trip voltage | falling stage         |      |                    |      |      |
|                   |              | BOICFG1, BOICFG0 = 01 | 2.25 | -                  | 2.55 | V    |
|                   |              | BOICFG1, BOICFG0 = 10 | 2.60 | -                  | 2.80 | V    |
|                   |              | BOICFG1, BOICFG0 = 11 | 3.10 | -                  | 3.40 | V    |
|                   |              | rising stage          |      |                    |      |      |
|                   |              | BOICFG1, BOICFG0 = 01 | 2.40 | -                  | 2.60 | V    |
|                   |              | BOICFG1, BOICFG0 = 10 | 2.70 | -                  | 2.90 | V    |
|                   |              | BOICFG1, BOICFG0 = 11 | 3.10 | -                  | 3.40 | V    |
| BOD reset         |              |                       |      |                    |      |      |
| V <sub>trip</sub> | trip voltage | falling stage         |      |                    |      |      |
|                   |              | BOE1, BOE0 = 01       | 2.10 | -                  | 2.30 | V    |
|                   |              | BOE1, BOE0 = 10       | 2.35 | -                  | 2.50 | V    |
|                   |              | BOE1, BOE0 = 11       | 2.90 | -                  | 3.20 | V    |
|                   |              | rising stage          |      |                    |      |      |
|                   |              | BOE1, BOE0 = 01       | 2.20 | -                  | 2.40 | V    |
|                   |              | BOE1, BOE0 = 10       | 2.45 | -                  | 2.60 | V    |
|                   |              | BOE1, BOE0 = 11       | 2.90 | -                  | 3.30 | V    |
| BOD EEPROM/FLASH  |              |                       |      |                    |      |      |
| V <sub>trip</sub> | trip voltage | falling stage         | 2.25 | -                  | 2.60 | V    |
|                   |              | rising stage          | 2.35 | -                  | 2.65 | V    |

[1] Typical ratings are not guaranteed. The values listed are at room temperature, 3 V.



## 11. Dynamic characteristics

**Table 14. Dynamic characteristics (12 MHz)**

$V_{DD} = 2.4\text{ V}$  to  $3.6\text{ V}$  unless otherwise specified.

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$  for industrial applications,  $-40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$  extended, unless otherwise specified. [1][2]

| Symbol                       | Parameter                                     | Conditions                                                                                                | Variable clock         |                                          | f <sub>osc</sub> = 12 MHz |        | Unit |
|------------------------------|-----------------------------------------------|-----------------------------------------------------------------------------------------------------------|------------------------|------------------------------------------|---------------------------|--------|------|
|                              |                                               |                                                                                                           | Min                    | Max                                      | Min                       | Max    |      |
| f <sub>osc(RC)</sub>         | internal RC oscillator frequency              | nominal f = 7.3728 MHz trimmed to ± 1 % at T <sub>amb</sub> = 25 °C; clock doubler option = OFF (default) | 7.189                  | 7.557                                    | 7.189                     | 7.557  | MHz  |
|                              |                                               | nominal f = 14.7456 MHz; clock doubler option = ON, V <sub>DD</sub> = 2.7 V to 3.6 V                      | 14.378                 | 15.114                                   | 14.378                    | 15.114 | MHz  |
| f <sub>osc(WD)</sub>         | internal watchdog oscillator frequency        | T <sub>amb</sub> = 25 °C                                                                                  | 380                    | 420                                      | 380                       | 420    | kHz  |
| f <sub>osc</sub>             | oscillator frequency                          |                                                                                                           | 0                      | 12                                       | -                         | -      | MHz  |
| T <sub>cy(clk)</sub>         | clock cycle time                              | see <a href="#">Figure 41</a>                                                                             | 83                     | -                                        | -                         | -      | ns   |
| f <sub>CLKLP</sub>           | low-power select clock frequency              |                                                                                                           | 0                      | 8                                        | -                         | -      | MHz  |
| Glitch filter                |                                               |                                                                                                           |                        |                                          |                           |        |      |
| t <sub>gr</sub>              | glitch rejection time                         | P1.5/ $\overline{\text{RST}}$ pin                                                                         | -                      | 50                                       | -                         | 50     | ns   |
|                              |                                               | any pin except P1.5/ $\overline{\text{RST}}$                                                              | -                      | 15                                       | -                         | 15     | ns   |
| t <sub>sa</sub>              | signal acceptance time                        | P1.5/ $\overline{\text{RST}}$ pin                                                                         | 125                    | -                                        | 125                       | -      | ns   |
|                              |                                               | any pin except P1.5/ $\overline{\text{RST}}$                                                              | 50                     | -                                        | 50                        | -      | ns   |
| External clock               |                                               |                                                                                                           |                        |                                          |                           |        |      |
| t <sub>CHCX</sub>            | clock HIGH time                               | see <a href="#">Figure 41</a>                                                                             | 33                     | T <sub>cy(clk)</sub> – t <sub>CLCX</sub> | 33                        | -      | ns   |
| t <sub>CLCX</sub>            | clock LOW time                                | see <a href="#">Figure 41</a>                                                                             | 33                     | T <sub>cy(clk)</sub> – t <sub>CHCX</sub> | 33                        | -      | ns   |
| t <sub>CLCH</sub>            | clock rise time                               | see <a href="#">Figure 41</a>                                                                             | -                      | 8                                        | -                         | 8      | ns   |
| t <sub>CHCL</sub>            | clock fall time                               | see <a href="#">Figure 41</a>                                                                             | -                      | 8                                        | -                         | 8      | ns   |
| Shift register (UART mode 0) |                                               |                                                                                                           |                        |                                          |                           |        |      |
| T <sub>XLXL</sub>            | serial port clock cycle time                  | see <a href="#">Figure 42</a>                                                                             | 16T <sub>cy(clk)</sub> | -                                        | 1333                      | -      | ns   |
| t <sub>QVXH</sub>            | output data set-up to clock rising edge time  | see <a href="#">Figure 42</a>                                                                             | 13T <sub>cy(clk)</sub> | -                                        | 1083                      | -      | ns   |
| t <sub>XHQX</sub>            | output data hold after clock rising edge time | see <a href="#">Figure 42</a>                                                                             | -                      | T <sub>cy(clk)</sub> + 20                | -                         | 103    | ns   |
| t <sub>XHDX</sub>            | input data hold after clock rising edge time  | see <a href="#">Figure 42</a>                                                                             | -                      | 0                                        | -                         | 0      | ns   |
| t <sub>XHDV</sub>            | input data valid to clock rising edge time    | see <a href="#">Figure 42</a>                                                                             | 150                    | -                                        | 150                       | -      | ns   |
| SPI interface                |                                               |                                                                                                           |                        |                                          |                           |        |      |
| f <sub>SPI</sub>             | SPI operating frequency                       |                                                                                                           |                        |                                          |                           |        |      |
|                              | slave                                         |                                                                                                           | 0                      | CCLK/6                                   | 0                         | 2.0    | MHz  |
|                              | master                                        |                                                                                                           | -                      | CCLK/4                                   | -                         | 3.0    | MHz  |

**Table 15. Dynamic characteristics (18 MHz)** $V_{DD} = 3.0\text{ V to }3.6\text{ V}$  unless otherwise specified. $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$  for industrial applications,  $-40\text{ }^{\circ}\text{C to }+125\text{ }^{\circ}\text{C}$  extended, unless otherwise specified.<sup>[1][2]</sup>

| Symbol                       | Parameter                                     | Conditions                                                                                                            | Variable clock                                                                               |                                          | f <sub>osc</sub> = 18 MHz |        | Unit |
|------------------------------|-----------------------------------------------|-----------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------|------------------------------------------|---------------------------|--------|------|
|                              |                                               |                                                                                                                       | Min                                                                                          | Max                                      | Min                       | Max    |      |
| f <sub>osc(RC)</sub>         | internal RC oscillator frequency              | nominal f = 7.3728 MHz<br>trimmed to ± 1 % at<br>T <sub>amb</sub> = 25 °C; clock<br>doubler option = OFF<br>(default) | 7.189                                                                                        | 7.557                                    | 7.189                     | 7.557  | MHz  |
|                              |                                               | nominal f = 14.7456 MHz;<br>clock doubler option = ON                                                                 | 14.378                                                                                       | 15.114                                   | 14.378                    | 15.114 | MHz  |
| f <sub>osc(WD)</sub>         | internal watchdog oscillator frequency        | T <sub>amb</sub> = 25 °C                                                                                              | 380                                                                                          | 420                                      | 380                       | 420    | kHz  |
| f <sub>osc</sub>             | oscillator frequency                          |                                                                                                                       | 0                                                                                            | 18                                       | -                         | -      | MHz  |
| T <sub>cy(clk)</sub>         | clock cycle time                              | see <a href="#">Figure 41</a>                                                                                         | 55                                                                                           | -                                        | -                         | -      | ns   |
| f <sub>CLKLP</sub>           | low-power select clock frequency              |                                                                                                                       | 0                                                                                            | 8                                        | -                         | -      | MHz  |
| Glitch filter                |                                               |                                                                                                                       |                                                                                              |                                          |                           |        |      |
| t <sub>gr</sub>              | glitch rejection time                         | P1.5/ $\overline{RST}$ pin                                                                                            | -                                                                                            | 50                                       | -                         | 50     | ns   |
|                              |                                               | any pin except P1.5/ $\overline{RST}$                                                                                 | -                                                                                            | 15                                       | -                         | 15     | ns   |
| t <sub>sa</sub>              | signal acceptance time                        | P1.5/ $\overline{RST}$ pin                                                                                            | 125                                                                                          | -                                        | 125                       | -      | ns   |
|                              |                                               | any pin except P1.5/ $\overline{RST}$                                                                                 | 50                                                                                           | -                                        | 50                        | -      | ns   |
| External clock               |                                               |                                                                                                                       |                                                                                              |                                          |                           |        |      |
| t <sub>CHCX</sub>            | clock HIGH time                               | see <a href="#">Figure 41</a>                                                                                         | 22                                                                                           | T <sub>cy(clk)</sub> – t <sub>CLCX</sub> | 22                        | -      | ns   |
| t <sub>CLCX</sub>            | clock LOW time                                | see <a href="#">Figure 41</a>                                                                                         | 22                                                                                           | T <sub>cy(clk)</sub> – t <sub>CHCX</sub> | 22                        | -      | ns   |
| t <sub>CLCH</sub>            | clock rise time                               | see <a href="#">Figure 41</a>                                                                                         | -                                                                                            | 5                                        | -                         | 5      | ns   |
| t <sub>CHCL</sub>            | clock fall time                               | see <a href="#">Figure 41</a>                                                                                         | -                                                                                            | 5                                        | -                         | 5      | ns   |
| Shift register (UART mode 0) |                                               |                                                                                                                       |                                                                                              |                                          |                           |        |      |
| T <sub>XLXL</sub>            | serial port clock cycle time                  | see <a href="#">Figure 42</a>                                                                                         | 16T <sub>cy(clk)</sub>                                                                       | -                                        | 888                       | -      | ns   |
| t <sub>QVXH</sub>            | output data set-up to clock rising edge time  | see <a href="#">Figure 42</a>                                                                                         | 13T <sub>cy(clk)</sub>                                                                       | -                                        | 722                       | -      | ns   |
| t <sub>XHQX</sub>            | output data hold after clock rising edge time | see <a href="#">Figure 42</a>                                                                                         | -                                                                                            | T <sub>cy(clk)</sub> + 20                | -                         | 75     | ns   |
| t <sub>XHDX</sub>            | input data hold after clock rising edge time  | see <a href="#">Figure 42</a>                                                                                         | -                                                                                            | 0                                        | -                         | 0      | ns   |
| t <sub>XHDV</sub>            | input data valid to clock rising edge time    | see <a href="#">Figure 42</a>                                                                                         | 150                                                                                          | -                                        | 150                       | -      | ns   |
| SPI interface                |                                               |                                                                                                                       |                                                                                              |                                          |                           |        |      |
| f <sub>SPI</sub>             | SPI operating frequency                       |                                                                                                                       |                                                                                              |                                          |                           |        |      |
|                              | slave                                         |                                                                                                                       | 0                                                                                            | CCLK <sub>/6</sub>                       | 0                         | 3.0    | MHz  |
|                              | master                                        |                                                                                                                       | -                                                                                            | CCLK <sub>/4</sub>                       | -                         | 4.5    | MHz  |
| T <sub>SPICYC</sub>          | SPI cycle time                                |                                                                                                                       | see <a href="#">Figure 43</a> , <a href="#">44</a> , <a href="#">45</a> , <a href="#">46</a> |                                          |                           |        |      |
|                              | slave                                         |                                                                                                                       | $\frac{6}{CCLK}$                                                                             | -                                        | 333                       | -      | ns   |
|                              | master                                        |                                                                                                                       | $\frac{4}{CCLK}$                                                                             | -                                        | 222                       | -      | ns   |




**Table 15. Dynamic characteristics (18 MHz) ...continued** $V_{DD} = 3.0\text{ V to }3.6\text{ V unless otherwise specified.}$  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C for industrial applications, }-40\text{ }^{\circ}\text{C to }+125\text{ }^{\circ}\text{C extended, unless otherwise specified. [1][2]}$ 

| Symbol        | Parameter                            | Conditions                | Variable clock   |      | $f_{osc} = 18\text{ MHz}$ |      | Unit |
|---------------|--------------------------------------|---------------------------|------------------|------|---------------------------|------|------|
|               |                                      |                           | Min              | Max  | Min                       | Max  |      |
| $t_{SPILEAD}$ | SPI enable lead time                 | see Figure 45, 46         |                  |      |                           |      |      |
|               | slave                                |                           | 250              | -    | 250                       | -    | ns   |
| $t_{SPILAG}$  | SPI enable lag time                  | see Figure 45, 46         |                  |      |                           |      |      |
|               | slave                                |                           | 250              | -    | 250                       | -    | ns   |
| $t_{SPICLK}$  | SPICLK HIGH time                     | see Figure 43, 44, 45, 46 |                  |      |                           |      |      |
|               | slave                                |                           | $\frac{3}{CCLK}$ | -    | 167                       | -    | ns   |
|               | master                               |                           | $\frac{2}{CCLK}$ | -    | 111                       | -    | ns   |
| $t_{SPICLK}$  | SPICLK LOW time                      | see Figure 43, 44, 45, 46 |                  |      |                           |      |      |
|               | slave                                |                           | $\frac{3}{CCLK}$ | -    | 167                       | -    | ns   |
|               | master                               |                           | $\frac{2}{CCLK}$ | -    | 111                       | -    | ns   |
| $t_{SPIDSU}$  | SPI data set-up time                 | see Figure 43, 44, 45, 46 |                  |      |                           |      |      |
|               | master or slave                      |                           | 100              | -    | 100                       | -    | ns   |
| $t_{SPIDH}$   | SPI data hold time                   | see Figure 43, 44, 45, 46 |                  |      |                           |      |      |
|               | master or slave                      |                           | 100              | -    | 100                       | -    | ns   |
| $t_{SPIA}$    | SPI access time                      | see Figure 45, 46         |                  |      |                           |      |      |
|               | slave                                |                           | 0                | 80   | 0                         | 80   | ns   |
| $t_{SPIDIS}$  | SPI disable time                     | see Figure 45, 46         |                  |      |                           |      |      |
|               | slave                                |                           | 0                | 160  | -                         | 160  | ns   |
| $t_{SPIDV}$   | SPI enable to output data valid time | see Figure 43, 44, 45, 46 |                  |      |                           |      |      |
|               | slave                                |                           | -                | 160  | -                         | 160  | ns   |
|               | master                               |                           | -                | 111  | -                         | 111  | ns   |
| $t_{SPIOH}$   | SPI output data hold time            | see Figure 43, 44, 45, 46 | 0                | -    | 0                         | -    | ns   |
| $t_{SPIR}$    | SPI rise time                        | see Figure 43, 44, 45, 46 |                  |      |                           |      |      |
|               | SPI outputs (SPICLK, MOSI, MISO)     |                           | -                | 100  | -                         | 100  | ns   |
|               | SPI inputs (SPICLK, MOSI, MISO, SS)  |                           | -                | 2000 | -                         | 2000 | ns   |
| $t_{SPIF}$    | SPI fall time                        | see Figure 43, 44, 45, 46 |                  |      |                           |      |      |
|               | SPI outputs (SPICLK, MOSI, MISO)     |                           | -                | 100  | -                         | 100  | ns   |
|               | SPI inputs (SPICLK, MOSI, MISO, SS)  |                           | -                | 2000 | -                         | 2000 | ns   |

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.



## 15. Revision history

**Table 20. Revision history**

| Document ID                     | Release date                                                                                                                                                                                                  | Data sheet status      | Change notice | Supersedes                    |
|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|---------------|-------------------------------|
| P89LPC9331_9341_9351_9361 v.5.1 | 20120820                                                                                                                                                                                                      | Product data sheet     | -             | P89LPC9331_9341_9351_9361 v.5 |
| Modifications:                  | <ul style="list-style-type: none"> <li>Table 6 "Special function registers - P89LPC9351/9361": Corrected reset value for DEECON register.</li> </ul>                                                          |                        |               |                               |
| P89LPC9331_9341_9351_9361 v.5   | 20110110                                                                                                                                                                                                      | Product data sheet     | -             | P89LPC9331_9341_9351_9361 v.4 |
| Modifications:                  | <ul style="list-style-type: none"> <li>Table 12 "Static characteristics": Added <math>V_{POR}</math>.</li> <li>Section 7.19 "Reset": Added sentence "When this pin functions as a reset input...".</li> </ul> |                        |               |                               |
| P89LPC9331_9341_9351_9361 v.4   | 20100910                                                                                                                                                                                                      | Product data sheet     | -             | P89LPC9331_9341_9351_9361 v.3 |
| P89LPC9331_9341_9351_9361 v.3   | 20090602                                                                                                                                                                                                      | Product data sheet     | -             | P89LPC9331_9341_9351 v.2      |
| P89LPC9331_9341_9351 v.2        | 20090505                                                                                                                                                                                                      | Product data sheet     | -             | P89LPC9351 v.1                |
| P89LPC9351 v.1                  | 20081119                                                                                                                                                                                                      | Preliminary data sheet | -             | -                             |

**18. Contents**

|          |                                                    |           |         |                                                                                     |    |
|----------|----------------------------------------------------|-----------|---------|-------------------------------------------------------------------------------------|----|
| <b>1</b> | <b>General description</b> . . . . .               | <b>1</b>  | 7.18.3  | Total Power-down mode . . . . .                                                     | 39 |
| <b>2</b> | <b>Features and benefits</b> . . . . .             | <b>1</b>  | 7.19    | Reset . . . . .                                                                     | 39 |
| 2.1      | Principal features . . . . .                       | 1         | 7.19.1  | Reset vector . . . . .                                                              | 40 |
| 2.2      | Additional features . . . . .                      | 2         | 7.20    | Timers/counters 0 and 1 . . . . .                                                   | 40 |
| <b>3</b> | <b>Ordering information</b> . . . . .              | <b>3</b>  | 7.20.1  | Mode 0 . . . . .                                                                    | 40 |
| 3.1      | Ordering options . . . . .                         | 3         | 7.20.2  | Mode 1 . . . . .                                                                    | 40 |
| <b>4</b> | <b>Block diagram</b> . . . . .                     | <b>4</b>  | 7.20.3  | Mode 2 . . . . .                                                                    | 40 |
| <b>5</b> | <b>Functional diagram</b> . . . . .                | <b>5</b>  | 7.20.4  | Mode 3 . . . . .                                                                    | 40 |
| <b>6</b> | <b>Pinning information</b> . . . . .               | <b>6</b>  | 7.20.5  | Mode 6 . . . . .                                                                    | 40 |
| 6.1      | Pinning . . . . .                                  | 6         | 7.20.6  | Timer overflow toggle output . . . . .                                              | 41 |
| 6.2      | Pin description . . . . .                          | 8         | 7.21    | RTC/system timer . . . . .                                                          | 41 |
| <b>7</b> | <b>Functional description</b> . . . . .            | <b>12</b> | 7.22    | CCU (P89LPC9351/9361) . . . . .                                                     | 41 |
| 7.1      | Special function registers . . . . .               | 12        | 7.22.1  | CCU clock . . . . .                                                                 | 41 |
| 7.2      | Enhanced CPU . . . . .                             | 30        | 7.22.2  | CCUCLK prescaling . . . . .                                                         | 41 |
| 7.3      | Clocks . . . . .                                   | 30        | 7.22.3  | Basic timer operation . . . . .                                                     | 41 |
| 7.3.1    | Clock definitions . . . . .                        | 30        | 7.22.4  | Output compare . . . . .                                                            | 42 |
| 7.3.2    | CPU clock (OSCCLK) . . . . .                       | 30        | 7.22.5  | Input capture . . . . .                                                             | 42 |
| 7.4      | Crystal oscillator option . . . . .                | 30        | 7.22.6  | PWM operation . . . . .                                                             | 42 |
| 7.4.1    | Low speed oscillator option . . . . .              | 30        | 7.22.7  | Alternating output mode . . . . .                                                   | 43 |
| 7.4.2    | Medium speed oscillator option . . . . .           | 30        | 7.22.8  | PLL operation . . . . .                                                             | 43 |
| 7.4.3    | High speed oscillator option . . . . .             | 30        | 7.22.9  | CCU interrupts . . . . .                                                            | 44 |
| 7.5      | Clock output . . . . .                             | 31        | 7.23    | UART . . . . .                                                                      | 44 |
| 7.6      | On-chip RC oscillator option . . . . .             | 31        | 7.23.1  | Mode 0 . . . . .                                                                    | 44 |
| 7.7      | Watchdog oscillator option . . . . .               | 31        | 7.23.2  | Mode 1 . . . . .                                                                    | 45 |
| 7.8      | External clock input option . . . . .              | 31        | 7.23.3  | Mode 2 . . . . .                                                                    | 45 |
| 7.9      | Clock source switching on the fly . . . . .        | 31        | 7.23.4  | Mode 3 . . . . .                                                                    | 45 |
| 7.10     | CCLK wake-up delay . . . . .                       | 32        | 7.23.5  | Baud rate generator and selection . . . . .                                         | 45 |
| 7.11     | CCLK modification: DIVM register . . . . .         | 32        | 7.23.6  | Framing error . . . . .                                                             | 45 |
| 7.12     | Low power select . . . . .                         | 32        | 7.23.7  | Break detect . . . . .                                                              | 46 |
| 7.13     | Memory organization . . . . .                      | 33        | 7.23.8  | Double buffering . . . . .                                                          | 46 |
| 7.14     | Data RAM arrangement . . . . .                     | 33        | 7.23.9  | Transmit interrupts with double buffering<br>enabled (modes 1, 2 and 3) . . . . .   | 46 |
| 7.15     | Interrupts . . . . .                               | 33        | 7.23.10 | The 9 <sup>th</sup> bit (bit 8) in double buffering<br>(modes 1, 2 and 3) . . . . . | 46 |
| 7.15.1   | External interrupt inputs . . . . .                | 34        | 7.24    | I <sup>2</sup> C-bus serial interface . . . . .                                     | 46 |
| 7.16     | I/O ports . . . . .                                | 36        | 7.25    | SPI . . . . .                                                                       | 49 |
| 7.16.1   | Port configurations . . . . .                      | 36        | 7.25.1  | Typical SPI configurations . . . . .                                                | 50 |
| 7.16.1.1 | Quasi-bidirectional output configuration . . . . . | 36        | 7.26    | Analog comparators . . . . .                                                        | 51 |
| 7.16.1.2 | Open-drain output configuration . . . . .          | 36        | 7.26.1  | Internal reference voltage . . . . .                                                | 52 |
| 7.16.1.3 | Input-only configuration . . . . .                 | 37        | 7.26.2  | Comparator interrupt . . . . .                                                      | 53 |
| 7.16.1.4 | Push-pull output configuration . . . . .           | 37        | 7.26.3  | Comparators and power reduction modes . . . . .                                     | 53 |
| 7.16.2   | Port 0 analog functions . . . . .                  | 37        | 7.27    | KBI . . . . .                                                                       | 53 |
| 7.16.3   | Additional port features . . . . .                 | 37        | 7.28    | Watchdog timer . . . . .                                                            | 54 |
| 7.17     | Power monitoring functions . . . . .               | 37        | 7.29    | Additional features . . . . .                                                       | 54 |
| 7.17.1   | Brownout detection . . . . .                       | 38        | 7.29.1  | Software reset . . . . .                                                            | 54 |
| 7.17.2   | Power-on detection . . . . .                       | 38        | 7.29.2  | Dual data pointers . . . . .                                                        | 54 |
| 7.18     | Power reduction modes . . . . .                    | 38        | 7.29.3  | Data EEPROM (P89LPC9351/9361) . . . . .                                             | 55 |
| 7.18.1   | Idle mode . . . . .                                | 38        | 7.30    | Flash program memory . . . . .                                                      | 55 |
| 7.18.2   | Power-down mode . . . . .                          | 38        |         |                                                                                     |    |

**continued >>**

|           |                                                                 |           |           |                                      |           |
|-----------|-----------------------------------------------------------------|-----------|-----------|--------------------------------------|-----------|
| 7.30.1    | General description . . . . .                                   | 55        | <b>15</b> | <b>Revision history . . . . .</b>    | <b>90</b> |
| 7.30.2    | Features . . . . .                                              | 55        | <b>16</b> | <b>Legal information . . . . .</b>   | <b>91</b> |
| 7.30.3    | Flash organization . . . . .                                    | 56        | 16.1      | Data sheet status . . . . .          | 91        |
| 7.30.4    | Using flash as data storage . . . . .                           | 56        | 16.2      | Definitions . . . . .                | 91        |
| 7.30.5    | Flash programming and erasing . . . . .                         | 56        | 16.3      | Disclaimers . . . . .                | 91        |
| 7.30.6    | ICP . . . . .                                                   | 56        | 16.4      | Trademarks . . . . .                 | 92        |
| 7.30.7    | IAP . . . . .                                                   | 56        | <b>17</b> | <b>Contact information . . . . .</b> | <b>92</b> |
| 7.30.8    | ISP . . . . .                                                   | 57        | <b>18</b> | <b>Contents . . . . .</b>            | <b>93</b> |
| 7.30.9    | Power-on reset code execution . . . . .                         | 57        |           |                                      |           |
| 7.30.10   | Hardware activation of the bootloader . . . . .                 | 58        |           |                                      |           |
| 7.31      | User configuration bytes . . . . .                              | 58        |           |                                      |           |
| 7.32      | User sector security bytes . . . . .                            | 58        |           |                                      |           |
| <b>8</b>  | <b>ADC . . . . .</b>                                            | <b>58</b> |           |                                      |           |
| 8.1       | General description . . . . .                                   | 58        |           |                                      |           |
| 8.2       | Features and benefits . . . . .                                 | 58        |           |                                      |           |
| 8.3       | Block diagram . . . . .                                         | 60        |           |                                      |           |
| 8.4       | PGA (P89LPC9351/9361) . . . . .                                 | 61        |           |                                      |           |
| 8.5       | Temperature sensor . . . . .                                    | 61        |           |                                      |           |
| 8.6       | ADC operating modes . . . . .                                   | 62        |           |                                      |           |
| 8.6.1     | Fixed channel, single conversion mode . . . . .                 | 62        |           |                                      |           |
| 8.6.2     | Fixed channel, continuous conversion mode . . . . .             | 62        |           |                                      |           |
| 8.6.3     | Auto scan, single conversion mode . . . . .                     | 62        |           |                                      |           |
| 8.6.4     | Auto scan, continuous conversion mode . . . . .                 | 62        |           |                                      |           |
| 8.6.5     | Dual channel, continuous conversion mode . . . . .              | 62        |           |                                      |           |
| 8.6.6     | Single step mode . . . . .                                      | 63        |           |                                      |           |
| 8.7       | Conversion start modes . . . . .                                | 63        |           |                                      |           |
| 8.7.1     | Timer triggered start . . . . .                                 | 63        |           |                                      |           |
| 8.7.2     | Start immediately . . . . .                                     | 63        |           |                                      |           |
| 8.7.3     | Edge triggered . . . . .                                        | 63        |           |                                      |           |
| 8.7.4     | Dual start immediately . . . . .                                | 63        |           |                                      |           |
| 8.8       | Boundary limits interrupt . . . . .                             | 63        |           |                                      |           |
| 8.9       | DAC output to a port pin with high output impedance . . . . .   | 64        |           |                                      |           |
| 8.10      | Clock divider . . . . .                                         | 64        |           |                                      |           |
| 8.11      | Power-down and Idle mode . . . . .                              | 64        |           |                                      |           |
| <b>9</b>  | <b>Limiting values . . . . .</b>                                | <b>65</b> |           |                                      |           |
| <b>10</b> | <b>Static characteristics . . . . .</b>                         | <b>66</b> |           |                                      |           |
| 10.1      | Current characteristics . . . . .                               | 68        |           |                                      |           |
| 10.2      | Internal RC/watchdog oscillator characteristics . . . . .       | 72        |           |                                      |           |
| 10.3      | BOD characteristics . . . . .                                   | 75        |           |                                      |           |
| <b>11</b> | <b>Dynamic characteristics . . . . .</b>                        | <b>76</b> |           |                                      |           |
| 11.1      | Waveforms . . . . .                                             | 80        |           |                                      |           |
| 11.2      | ISP entry mode . . . . .                                        | 82        |           |                                      |           |
| <b>12</b> | <b>Other characteristics . . . . .</b>                          | <b>83</b> |           |                                      |           |
| 12.1      | Comparator electrical characteristics . . . . .                 | 83        |           |                                      |           |
| 12.2      | ADC/PGA/temperature sensor electrical characteristics . . . . . | 84        |           |                                      |           |
| <b>13</b> | <b>Package outline . . . . .</b>                                | <b>87</b> |           |                                      |           |
| <b>14</b> | <b>Abbreviations . . . . .</b>                                  | <b>89</b> |           |                                      |           |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 20 August 2012

Document identifier: P89LPC9331\_9341\_9351\_9361