

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Betails | |
|----------------------------|--|
| Product Status | Obsolete |
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | EBI/EMI, UART/USART |
| Peripherals | POR, WDT |
| Number of I/O | 36 |
| Program Memory Size | 4KB (4K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 128 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-BQFP |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/w78e051b40fl |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1. GENERAL DESCRIPTION

The W78E51B is an 8-bit microcontroller which can accommodate a wider frequency range with low power consumption. The instruction set for the W78E51B is fully compatible with the standard 8051. The W78E51B contains an 4K bytes Flash EPROM; a 128 bytes RAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 4-bit I/O port P4; two 16-bit timer/counters; a hardware watchdog timer and a serial port. These peripherals are supported by seven sources two-level interrupt capability. To facilitate programming and verification, the Flash EPROM inside the W78E51B allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.


The W78E51B microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

2. FEATURES

- Fully static design 8-bit CMOS microcontroller
- Wide supply voltage of 4.5V to 5.5V
- 128 bytes of on-chip scratchpad RAM
- 4 KB On-chip Flash EPROM
- 64 KB program memory address space
- 64 KB data memory address space
- Four 8-bit bi-directional ports
- One extra 4-bit bit-addressable I/O port, additional INT2 / INT3 (available on 44-pin PLCC/QFP package)
- Two 16-bit timer/counters
- One full duplex serial port(UART)
- Watchdog Timer
- Seven sources, two-level interrupt capability
- EMI reduction mode
- Built-in power management
- Code protection mechanism
- Packages:
 - DIP 40: W78E51B-40
 - PLCC 44: W78E51BP-40
 - PQFP 44: W78E51BF-40
 - Lead Free (RoHS) DIP 40: W78E051B40DL
 - Lead Free (RoHS) PLCC 44: W78E051B40PL
 - Lead Free (RoHS) PQFP 44: W78E051B40FL




3. PIN CONFIGURATIONS



W78E51B



5. BLOCK DIAGRAM





6. FUNCTIONAL DESCRIPTION

The W78E51B architecture consists of a core controller surrounded by various registers, five general purpose I/O ports, 128 bytes of RAM, two timer/counters, and a serial port. The processor supports 111 different opcodes and references both a 64K program address space and a 64K data storage space.

6.1 New Defined Peripheral

In order to be more suitable for I/O, an extra 4-bit bit-addressable port P4 and two external interrupt INT2, INT3 has been added to either the PLCC or QFP 44 pin package. And description follows:

INT2/INT3

Two additional external interrupts, INT2 and INT3, whose functions are similar to those of external interrupt 0 and 1 in the standard 80C52. The functions/status of these interrupts are determined/shown by the bits in the XICON (External Interrupt Control) register. The XICON register is bit-addressable but is not a standard register in the standard 80C52. Its address is at 0C0H. To set/clear bits in the XICON register, one can use the "SETB (/CLR) bit" instruction. For example, "SETB 0C2H" sets the EX2 bit of XICON.

XICON - external interrupt control (C0H)

| PX3 EX3 IE3 IT3 PX2 EX2 IE2 |
|-----------------------------|
|-----------------------------|

PX3: External interrupt 3 priority high if set

EX3: External interrupt 3 enable if set

- IE3: If IT3 = 1, IE3 is set/cleared automatically by hardware when interrupt is detected/serviced
- IT3: External interrupt 3 is falling-edge/low-level triggered when this bit is set/cleared by software
- PX2: External interrupt 2 priority high if set
- EX2: External interrupt 2 enable if set
- IE2: If IT2 = 1, IE2 is set/cleared automatically by hardware when interrupt is detected/serviced
- IT2: External interrupt 2 is falling-edge/low-level triggered when this bit is set/cleared by software

Seven-source interrupt information

| INTERRUPT SOURCE | VECTOR ADDRESS | POLLING SEQUENCE WITHIN PRIORITY LEVEL | ENABLE REQUIRED SETTINGS | INTERRUPT TYPE EDGE/LEVEL |
|----------------------|-------------------|--|--------------------------------|------------------------------|
| External Interrupt 0 | 03H | 0 (highest) | IE.0 | TCON.0 |
| Timer/Counter 0 | 0BH | 1 | IE.1 | - |
| External Interrupt 1 | 13H | 2 | IE.2 | TCON.2 |
| Timer/Counter 1 | 1BH | 3 | IE.3 | - |
| Serial Port | 23H | 4 | IE.4 | - |
| External Interrupt 2 | 33H | 5 | XICON.2 | XICON.0 |
| External Interrupt 3 | 3BH | 6 (lowest) | XICON.6 | XICON.3 |



Port 4

Another bit-addressable port P4 is also available and only 4 bits (P4<3:0>) can be used. This port address is located at 0D8H with the same function as that of port P1, except the P4.3 and P4.2 are alternative function pins. It can be used as general I/O pins or external interrupt input sources ($\overline{INT2}$, $\overline{INT3}$).

Example:

| P4 | REG 0D8H | |
|-----|---------------|--------------------------------------|
| MOV | P4, #0AH | ; Output data "A" through P4.0-P4.3. |
| MOV | A, P4 | ; Read P4 status to Accumulator. |
| ORL | P4,#00000001B | ; Set bit P4.0 |
| ANL | P4,#11111101B | ; Clear bit P4.1 |

6.2 Reduce EMI Emission

Because of on-chip Flash EPROM, when a program is running in internal ROM space, the ALE will be unused. The transition of ALE will cause noise, so it can be turned off to reduce the EMI emission if it is useless. Turning off the ALE signal transition only requires setting the bit 0 of the AUXR SFR, which is located at 08Eh. When ALE is turned off, it will be reactivated when the program accesses external ROM/RAM data or jumps to execute an external ROM code. The ALE signal will turn off again after it has been completely accessed or the program returns to internal ROM code space. The AO bit in the AUXR register, when set, disables the ALE output. In order to reduce EMI emission from oscillation circuitry, W78E51B allows user to diminish the gain of on-chip oscillator amplifiers by using programmer to clear the B7 bit of security register. Once B7 is set to 0, a half of gain will be decreased. Care must be taken if user attempts to diminish the gain of oscillator amplifier, reducing a half of gain may effect to external crystal operating improperly at high frequency above 24 MHz. The value of R and C1, C2 may need adjustment while running at lower gain.

***AUXR - Auxiliary register (8EH)

|--|

AO: Turn off ALE output.

Power-off Flag

***PCON - Power control (87H)

| POF | GF1 | GF0 | PD | IDL |
|-----|-----|-----|----|-----|
|-----|-----|-----|----|-----|

POF: Power off flag. Bit is set by hardware when power on reset. It can be cleared by software to determine chip reset is a warm boot or cold boot.

GF1, GF0: These two bits are general-purpose flag bits for the user.

PD: Power down mode bit. Set it to enter power down mode.

IDL: Idle mode bit. Set it to enter idle mode.

The power-off flag is located at PCON.4. This bit is set when VDD has been applied to the part. It can be used to determine if a reset is a warm boot or a cold boot if it is subsequently reset by software.



6.3 Watchdog Timer

The Watchdog timer is a free-running timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs a system reset can also be caused if it is enabled. The main use of the Watchdog timer is as a system monitor. This is important in real-time control applications. In case of power glitches or electromagnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. The watchdog time-out selection will result in different time-out values depending on the clock speed. The Watchdog timer will de disabled on reset. In general, software should restart the Watchdog timer to put it into a known state. The control bits that support the Watchdog timer are discussed below.

Watchdog Timer Control Register

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----------------|------|------|--------|--------|-----|-----|-----|
| | ENW | CLRW | WIDL | - | - | PS2 | PS1 | PS0 |
| | Mnemonic: WDTC | | | Addres | s: 8FH | | | |

ENW : Enable watch-dog if set.

CLRW: Clear watch-dog timer and prescaler if set. This flag will be cleared automatically

WIDL : If this bit is set, watch-dog is enabled under IDLE mode. If cleared, watch-dog is disabled under IDLE mode. Default is cleared.

PS2, PS1, PS0: Watch-dog prescaler timer select. Prescaler is selected when set PS2~0 as follows:

| PS2 PS1 PS0 | PRESCALER SELECT |
|-------------|------------------|
| 0 0 0 | 2 |
| 0 1 0 | 4 |
| 0 0 1 | 8 |
| 0 1 1 | 16 |
| 1 0 0 | 32 |
| 1 0 1 | 64 |
| 1 1 0 | 128 |
| 1 1 1 | 256 |

The time-out period is obtained using the following equation:

$$\frac{1}{OSC} \times 2^{14} \times PRESCALER \times 1000 \times 12 \text{ mS}$$

Before Watchdog time-out occurs, the program must clear the 14-bit timer by writing 1 to WDTC.6 (CLRW). After 1 is written to this bit, the 14-bit timer, prescaler and this bit will be reset on the next instruction cycle. The Watchdog timer is cleared on reset.



6.6 Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running. An internal trigger circuit in the reset line is used to deglitch the reset line when the W78E51B is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

6.7 On-Chip ROM Characteristics

The W78E51B has several modes to program the on-chip Flash EPROM. All these operations are configured by the pins RST, ALE, $\overrightarrow{\text{PSEN}}$, A9CTRL(P3.0), A13CTRL(P3.1), A14CTRL(P3.2), OECTRL(P3.3), $\overrightarrow{\text{CE}}$ (P3.6), $\overrightarrow{\text{OE}}$ (P3.7), A0(P1.0) and VPP($\overrightarrow{\text{EA}}$). Moreover, the A15–A0(P2.7–P2.0, P1.7–P1.0) and the D7–D0(P0.7–P0.0) serve as the address and data bus respectively for these operations.

6.7.1 Read Operation

This operation is supported for customer to read their code and the Security bits. The data will not be valid if the Lock bit is programmed to low.

6.7.2 Output Disable Condition

When the \overline{OE} is set to high, no data output appears on the D7..D0.

6.7.3 Program Operation

This operation is used to program the data to ROM and the security bits. Program operation is done when the VPP is reach to VCP (12.5V) level, \overline{CE} set to low, and \overline{OE} set to high.

6.7.4 Program Verify Operation

All the programming data must be checked after program operations. This operation should be performed after each byte is programmed; it will ensure a substantial program margin.

6.7.5 Erase Operation

An erase operation is the only way to change data from 0 to 1. This operation will erase all the ROM cells and the security bits from 0 to 1. This erase operation is done when the VPP is reach to VEP level, \overline{CE} set to low, and \overline{OE} set to high.

6.7.6 Erase Verify Operation

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to 1 or not. The erase verify operation automatically ensures a substantial erase margin. This operation will be done after the erase operation if VPP = VEP (14.5V), \overline{CE} is high and \overline{OE} is low.

6.7.7 Program/Erase Inhibit Operation

This operation allows parallel erasing or programming of multiple chips with different data. When $P3.6(\overline{CE}) = VIH$, $P3.7(\overline{OE}) = VIH$, erasing or programming of non-targeted chips is inhibited. So, except for the P3.6 and P3.7 pins, the individual chips may have common inputs.

| OPERATIONS | P3.0 (A9 CTRL) | P3.1 (A13 CTRL) | P3.2 (A14 CTRL) | P3.3 (OE CTRL) | P3.6 (CE) | P3.7 (OE) | ЕА (Vpp) | P2, P1 (A15A0) | P0 (D7D0) | NOTE |
|--------------------------|----------------------|-----------------------|-----------------------|----------------------|----------------|---------------------------|-------------|--------------------|-----------------|------|
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Address | Data Out | |
| Output Disable | 0 | 0 | 0 | 0 | 0 | 1 | 1 | Х | Hi-Z | |
| Program | 0 | 0 | 0 | 0 | 0 | 1 | VCP | Address | Data In | |
| Program Verify | 0 | 0 | 0 | 0 | 1 | 0 | VCP | Address | Data Out | @3 |
| Erase | 1 | 0 | 0 | 0 | 0 | 1 | Vep | A0:0, others: X | Data In 0FFH | @4 |
| Erase Verify | 1 | 0 | 0 | 0 | 1 | 0 | Vep | Address | Data Out | @5 |
| Program/Erase Inhibit | Х | 0 | 0 | 0 | 1 | 1 | Vcp/ Vep | Х | Х | |

Notes:

1. All these operations happen in RST = VIH, ALE = VIL and $\overrightarrow{\text{PSEN}}$ = VIH.

2. VCP = 12.5V, VEP = 14.5V, VIH = VDD, VIL = Vss.


3. The program verify operation follows behind the program operation.

4. This erase operation will erase all the on-chip Flash EPROM cells and the Security bits.

5. The erase verify operation follows behind the erase operation.

7. SECURITY BITS

During the programmer operation mode, the Flash EPROM can be programmed and verified repeatedly. Until the code inside the Flash EPROM is confirmed OK, the code can be protected. The protection of Flash EPROM and those operations on it are described below. The W78E51B has a Special Setting Register, the Security Register, which can be accessed in normal mode. The register can only be accessed from the Flash EPROM operation mode. Those bits of the Security Registers can not be changed once they have been programmed from high to low. They can only be reset through erase-all operation. The Security Register is addressed in the Flash EPROM operation mode by address #0FFFFh.



7.1 Lock Bit


This bit is used to protect the customer's program code in the W78E51B. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0, both the on-chip ROM data and Special Setting Registers can not be accessed again.

7.2 MOVC Inhibit

This bit is used to restrict the accessible region of the MOVC instruction. It can prevent the MOVC instruction in external program memory from reading the internal program code. When this bit is set to logic 0, a MOVC instruction in external program memory space will be able to access code only in the external memory, not in the internal memory. A MOVC instruction in internal program memory space will always be able to access the ROM data in both internal and external memory. If this bit is logic 1, there are no restrictions on the MOVC instruction.

7.3 Encryption

This bit is used to enable/disable the encryption logic for code protection. Once encryption feature is enabled, the data presented on port 0 will be encoded via encryption logic. Only whole chip erase will reset this bit.





8. ELECREICAL CHARACTERISTICS

8.1 Absolute Maximum Ratings

| PARAMETER | SYMBOL | MIN. | MAX. | UNIT |
|-----------------------|---------|----------|----------|------|
| DC Power Supply | VDD-VSS | -0.3 | +7.0 | V |
| Input Voltage | Vin | Vss -0.3 | Vdd +0.3 | V |
| Operating Temperature | ТА | 0 | 70 | °C |
| Storage Temperature | Тѕт | -55 | +150 | °C |

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

8.2 D.C. Characteristics

| Vcc-Vss = 5V ±10% | , TA = 25° C, unless | otherwise specified. |
|-------------------|----------------------|----------------------|
|-------------------|----------------------|----------------------|

| PARAMETER | SYMBOL | TEST CONDITIONS | SPECIFI | UNIT | | |
|--|--------|--|---------|------|-------|--|
| FARAMETER | STMBUL | TEST CONDITIONS | MIN. | MAX. | 0.011 | |
| Operating Voltage | Vdd | | 4.5 | 5.5 | V | |
| Operating Current | IDD | No load VDD = 5.5V | - | 20 | mA | |
| Idle Current | IIDLE | Idle mode VDD = 5.5V | - | 6 | mA | |
| Power Down Current | IPWDN | Power-down mode VDD = 5.5V | - | 50 | μA | |
| Input Current P1, P2, P3, P4 | lin1 | VDD = 5.5V VIN = 0V or VDD | -50 | +10 | μA | |
| Logical 1-to-0 Transition Current P1, P2, P3 ^(*1) , P4 | ITL | VDD = 5.5V VIN = 2.0V ^(*1) | -550 | - | μΑ | |
| Input Current RST ^(*2) | lin2 | Vdd = 5.5V Vin = Vdd | -10 | +300 | μΑ | |
| Input Leakage Current P0, EA | Ilk | VDD = 5.5V 0V < VIN < VDD | -10 | +10 | μΑ | |
| Output Low Voltage P1, P2, P3, P4 | VOL1 | VDD = 4.5V IOL1 = +2 mA | - | 0.45 | V | |
| Output Low Voltage ALE, PSEN, P0 ^(*3) | VOL2 | VDD = 4.5V IOL2 = +4 mA | - | 0.45 | V | |
| Output High Voltage P1, P2, P3, P4 | VOH1 | VDD = 4.5V ΙΟΗ1 = -100 μΑ | 2.4 | - | V | |
| Output High Voltage ALE, PSEN, P0 ^(*3) | Vон2 | Vdd = 4.5V Ioh2 = -400 μA | 2.4 | - | V | |



DC Characteristics, continued

| PARAMETER | SYMBOL | TEST CONDITIONS | SPECIFICATION | | UNIT |
|---|--------|---------------------------|---------------|----------|------|
| FARAMETER | STMBOL | TEST CONDITIONS | MIN. | MAX. | UNIT |
| Input Low Voltage (Except RST) | VIL1 | VDD = 4.5V | 0 | 0.8 | V |
| Input Low Voltage RST ^(*4) | VIL2 | VDD = 4.5V | 0 | 0.8 | V |
| Input Low Voltage XTAL1 ^(*4) | VIL3 | VDD = 4.5V | 0 | 0.8 | V |
| Input High Voltage (Except RST) | VIH1 | VDD = 4.5V | 2.4 | Vdd +0.2 | V |
| Sink Current P1, P2, P3, P4 | ISK1 | VDD = 4.5V Vs = 0.45V | 4 | 12 | mA |
| Input High Voltage RST ^(*4) | VIH2 | VDD = 4.5V | 0.67 Vdd | VDD +0.2 | V |
| Input High Voltage XTAL1 ^(*4) | Vінз | VDD = 4.5V | 0.67 Vdd | Vdd +0.2 | V |
| Sink Current P0, ALE, PSEN ^(*3) | ISK2 | VDD = 4.5V Vs = 0.45V | 8 | 16 | mA |
| Source Current P1, P2, P3, P4 | ISR1 | $VDD = 4.5V$ $V_S = 2.4V$ | -100 | -250 | uA |
| Source Current P0, ALE, PSEN ^(*3) | ISR2 | $VDD = 4.5V$ $V_s = 2.4V$ | -8 | -14 | mA |

Notes:

*1. Pins P1, P2 and P3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.

*2. RST pin has an internal pull-down resistor.

*3. P0, ALE, PSEN are in the external access memory mode.

*4. XTAL1 is a CMOS input and RST is a Schmitt trigger input.

8.3 A.C. Characteristics

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a ± 20 nS variation. The numbers below represent the performance expected from a 0.6micron CMOS process when using 2 and 4 mA output buffers.



8.3.4 Data Write Cycle

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|------------------------|--------|------------------|-------|------------------|------|
| ALE Low to WR Low | TDAW | 3 TCP - Δ | - | 3 Tcp + Δ | nS |
| Data Valid to WR Low | Tdad | 1 Tcp -Δ | - | - | nS |
| Data Hold from WR High | Towd | 1 Tcp -∆ | - | - | nS |
| WR Pulse Width | Tdwr | 6 Tcp -Δ | 6 Тср | - | nS |

Note: " Δ " (due to buffer driving delay and wire loading) is 20 nS.

8.3.5 Port Access Cycle

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|------------------------------|--------|-------|------|------|------|
| Port Input Setup to ALE Low | TPDS | 1 TCP | - | - | nS |
| Port Input Hold from ALE Low | Трдн | 0 | - | - | nS |
| Port Output to ALE | Tpda | 1 TCP | - | - | nS |

Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.

8.3.6 Program Operation


| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|---|--------|------|------|------|------|
| VPP Setup Time | TVPS | 2.0 | - | - | μS |
| Data Setup Time | TDS | 2.0 | - | - | μS |
| Data Hold Time | Трн | 2.0 | - | - | μS |
| Address Setup Time | TAS | 2.0 | - | - | μS |
| Address Hold Time | Тан | 0 | - | - | μS |
| CE Program Pulse Width for Program Operation | TPWP | 290 | 300 | 310 | μS |
| OECTRL Setup Time | Tocs | 2.0 | - | - | μS |
| OECTRL Hold Time | Тосн | 2.0 | - | - | μS |
| OE Setup Time | TOES | 2.0 | - | - | μS |
| OE High to Output Float | Tdfp | 0 | - | 130 | nS |
| Data Valid from OE | Τοεν | - | - | 150 | nS |

Note: Flash data can be accessed only in flash mode. The RST pin must pull in VIH status, the ALE pin must pull in VIL status, and the PSEN pin must pull in VIH status.




9. TIMING WAVEFORMS

9.1 Program Fetch Cycle




9.2 Data Read Cycle






Timing Waveforms, continued

9.3 Data Write Cycle




9.4 Port Access Cycle





Timing Waveforms, continued

9.5 **Program Operation**





10. TYPICAL APPLICATION CIRCUITS

10.1 Expanded External Program Memory and Crystal




Figure A

| CRYSTAL | C1 | C2 | R |
|---------|-----|-----|------|
| 16 MHz | 30P | 30P | - |
| 24 MHz | 15P | 15P | - |
| 33 MHz | 10P | 10P | 6.8K |
| 40 MHz | 5P | 5P | 4.7K |

Above table shows the reference values for crystal applications (full gain).

Note: C1, C2, R components refer to Figure A.



Typical Application Circuits, continued

10.2 Expanded External Data Memory and Oscillator





Figure B




11. PACKAGE DIMENSIONS

11.1 40-pin DIP



11.2 44-pin PLCC








Package Dimensions, continued

11.3 44-pin PQFP





12. REVISION HISTORY

| VERSION | DATE | PAGE | DESCRIPTION |
|---------|----------------|------|--|
| A4 | July, 2001 | - | Formerly issued |
| A5 | June, 2004 | 3 | Revise part number in the item of packages |
| A6 | April 20, 2005 | 25 | Add Important Notice |
| A7 | Sep. 6, 2005 | 3 | Add lead free (RoHS) parts |

Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.



Headquarters No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/

Taipei Office 9F, No.480, Rueiguang Rd., Neihu District, Taipei, 114, Taiwan, R.O.C. TEL: 886-2-8177-7168 FAX: 886-2-8751-3579

Winbond Electronics Corporation America Winbond Electronics (Shanghai) Ltd. 2727 North First Street, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441798

Winbond Electronics Corporation Japan 7F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800

27F, 2299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.