

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	H8S/2600
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, SCI, SmartCard
Peripherals	POR, PWM, WDT
Number of I/O	53
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BFQFP
Supplier Device Package	100-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df2623fa20jv

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3 Pin Descriptions

1.3.1 Pin Arrangement

Figures 1.3 and 1.4 show pin arrangements of the H8S/2623 Group and H8S/2626 Group.



Figure 1.3 Pin Arrangement (FP-100B: Top View) (H8S/2623 Group)

Section 2	CPU
-----------	-----

Туре	Instruction	Size ^{*1}	Function
System	TRAPA	_	Starts trap-instruction exception handling.
control	RTE		Returns from an exception-handling routine.
	SLEEP		Causes a transition to a power-down state.
	LDC	B/W	$(EAs) \rightarrow CCR, (EAs) \rightarrow EXR$
			Moves the source operand contents or immediate data to CCR or EXR. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
	STC	B/W	$CCR \to (EAd), EXR \to (EAd)$
			Transfers CCR or EXR contents to a general register or memory. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
	ANDC	В	$CCR \land \#IMM \to CCR, EXR \land \#IMM \to EXR$
			Logically ANDs the CCR or EXR contents with immediate data.
	ORC	В	$CCR \lor \#IMM \to CCR, EXR \lor \#IMM \to EXR$
			Logically ORs the CCR or EXR contents with immediate data.
	XORC	В	$CCR \oplus \#IMM \to CCR, EXR \oplus \#IMM \to EXR$
			Logically exclusive-ORs the CCR or EXR contents with immediate data.
	NOP	_	$PC + 2 \rightarrow PC$
			Only increments the program counter.



Figure 8.8 Memory Mapping in Block Transfer Mode





Figure 10.8 illustrates periodic counter operation.



Waveform Output by Compare Match: The TPU can perform 0, 1, or toggle output from the corresponding output pin using compare match.

• Example of setting procedure for waveform output by compare match Figure 10.9 shows an example of the setting procedure for waveform output by compare match



Figure 10.9 Example of Setting Procedure for Waveform Output by Compare Match

12.3 Operation

12.3.1 Watchdog Timer Operation

To use the WDT as a watchdog timer, set the WT/ $\overline{\text{IT}}$ bit in TCSR and TME bit to 1. Software must prevent TCNT overflows by rewriting the TCNT value (normally be writing H'00) before overflows occurs. This ensures that TCNT does not overflow while the system is operating normally. If TCNT overflows without being rewritten because of a system crash or other error, in the WDT0 the WDTOVF signal is output. This is shown in figure 12.4 (a). This WDTOVF signal can be used to reset the system. The WDTOVF signal is output for 132 states when RSTE = 1, and for 130 states when RSTE = 0.

If TCNT overflows when 1 is set in the RSTE bit in RSTCSR, a signal that resets the chip internally is generated at the same time as the \overline{WDTOVF} signal. This reset can be selected as a power-on reset or a manual reset, depending on the setting of the RSTS bit in RSTCSR. The internal reset signal is output for 518 states.

If a reset caused by a signal input to the $\overline{\text{RES}}$ pin occurs at the same time as a reset caused by a WDT overflow, the $\overline{\text{RES}}$ pin reset has priority and the WOVF bit in RSTCSR is cleared to 0.

In the case of WDT1, the chip is reset, or an NMI interrupt request is generated, for 516 system clock periods (516 ϕ) (515 or 516 states when the clock source is ϕ SUB (PSS = 1)). This is illustrated in figure 12.4 (b).

An NMI request from the watchdog timer and an interrupt request from the NMI pin are both treated as having the same vector. So, avoid handling an NMI request from the watchdog timer and an interrupt request from the NMI pin at the same time.



13.1.3 Pin Configuration

Table 13.1 shows the serial pins for each SCI channel.

Table 13.1 SCI Pins

Channel	Pin Name	Symbol*	I/O	Function
0	Serial clock pin 0	SCK0	I/O	SCI0 clock input/output
	Receive data pin 0	RxD0	Input	SCI0 receive data input
	Transmit data pin 0	TxD0	Output	SCI0 transmit data output
1	Serial clock pin 1	SCK1	I/O	SCI1 clock input/output
	Receive data pin 1	RxD1	Input	SCI1 receive data input
	Transmit data pin 1	TxD1	Output	SCI1 transmit data output
2	Serial clock pin 2	SCK2	I/O	SCI2 clock input/output
	Receive data pin 2	RxD2	Input	SCI2 receive data input
	Transmit data pin 2	TxD2	Output	SCI2 transmit data output

Note: * Pin names SCK, RxD, and TxD are used in the text for all channels, omitting the channel designation.



Bit 5		
PE	Description	
0	Parity bit addition and checking disabled	(Initial value)
1	Parity bit addition and checking enabled*	
Note:	* When the PE bit is set to 1, the parity (even or odd) specified transmit data before transmission. In reception, the parity bit is (even or odd) specified by the O/E bit.	by the O/\overline{E} bit is added to s checked for the parity

Bit 4—Parity Mode (O/\overline{E}) : Selects either even or odd parity for use in parity addition and checking.

The O/\overline{E} bit setting is only valid when the PE bit is set to 1, enabling parity bit addition and checking, in asynchronous mode. The O/\overline{E} bit setting is invalid in clocked synchronous mode, when parity addition and checking is disabled in asynchronous mode, and when a multiprocessor format is used.

Bit 4

0/Ē		 Description	
0		Even parity*1	(Initial value)
1		Odd parity ^{*2}	
Notes:	1.	When even parity is set, parity bit addition is performed in the number of 1 bits in the transmit character plus the parity bit	ransmission so that the total is even.
		In reception, a check is performed to see if the total number character plus the parity bit is even.	r of 1 bits in the receive
	2.	When odd parity is set, parity bit addition is performed in transmit character plus the parity bit	ansmission so that the total tis odd.
		In reception, a check is performed to see if the total number character plus the parity bit is odd.	r of 1 bits in the receive

Bit 3—Stop Bit Length (STOP): Selects 1 or 2 bits as the stop bit length in asynchronous mode. The STOP bits setting is only valid in asynchronous mode. If clocked synchronous mode is set the STOP bit setting is invalid since stop bits are not added.

Bit 3		
STOP	Description	
0	1 stop bit: In transmission, a single 1 bit (stop bit) is added to the end of a transmit character before it is sent.	(Initial value)
1	2 stop bits: In transmission, two 1 bits (stop bits) are added to the end of character before it is sent.	f a transmit

17.2.3 Module Stop Control Register C (MSTPCRC)

Bit	:	7	6	5	4	3	2	1	0
		MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0
Initial value):	1	1	1	1	1	1	1	1
R/W	:	R/W							

MSTPCRC is an 8-bit readable/writable register that performs module stop mode control.

When the MSTPC5 bit is set to 1, D/A converter operation is stopped at the end of the bus cycle, and module stop mode is entered. Register read/write accesses are not possible in module stop mode. For details, see section 21B.5, Module Stop Mode.

MSTPCRC is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 5—Module Stop (MSTPC5): Specifies module stop mode for the D/A converter (channels 2 and 3).

Bit 5

MSTPC5	Description	
0	D/A converter (channels 2 and 3) module stop mode is cleared	
1	D/A converter (channels 2 and 3) module stop mode is set	(Initial value)

17.3 Operation

The D/A converter has two built-in D/A conversion circuits that can perform conversion independently.

D/A conversion is performed constantly while enabled in DACR23. If the DADR2 or DADR3 value is modified, conversion of the new data begins immediately. The conversion results are output when bits DAOE0 and DAOE1 are set to 1.

An example of D/A conversion on channel 2 is given below. The timing is shown in figure 17.2.

- 1. Data to be converted is written in DADR2.
- Bit DAOE0 is set to 1 in DACR23. D/A conversion starts and DA2 becomes an output pin. The conversion result is output after the conversion time. The output value is (DADR2 contents/256) × Vref. Output of this conversion result continues until the value in DADR2 is modified or the DAOE0 bit is cleared to 0.



Figure 19.7 Boot Mode Execution Procedure





Figure 19.13 Flash Memory State Transitions





	Stat	us of C Tran	ontrol l sition	Bit at	State After Transition	State After Transition Back from Power-Down
Pre-Transition State	SSBY	PSS	LSON	DTON	Invoked by SLEEP Command	Mode Invoked by Interrupt
High-speed/	0	*	0	*	Sleep	High-speed/Medium-speed
Medium-speed	0	*	1	*	—	—
	1	0	0	*	Software standby	High-speed/Medium-speed
	1	0	1	*	_	_
	1	1	0	0	Watch	High-speed
	1	1	1	0	Watch	Sub-active
	1	1	0	1	_	_
	1	1	1	1	Sub-active	—
Sub-active	0	0	*	*	—	—
	0	1	0	*	—	—
	0	1	1	*	Sub-sleep	Sub-active
	1	0	*	*	—	—
	1	1	0	0	Watch	High-speed
	1	1	1	0	Watch	Sub-active
	1	1	0	1	High-speed	_
	1	1	1	1	_	_

Table 21B.2 Power-Down Mode Transition Conditions

Legend:

—: Do not set.

*: Don't care





Table 22.3 Permissible Output Currents

- Preliminary -

Conditions: $V_{cc} = PLLV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, PV_{cc} = 4.5 \text{ V to } 5.5 \text{ V}, AV_{cc} = 4.5 \text{ V to } 5.5 \text{ V},$ $V_{ref} = 4.5 \text{ V to } AV_{cc}, V_{ss} = AV_{ss} = 0 \text{ V}, T_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)},$ $T_a = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)}^*$

ltem			Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	All output pins	PV_{cc} = 4.5 V to 5.5 V	I _{ol}	-		10	mA
Permissible output low current (total)	Total of all output pins	PV_{cc} = 4.5 V to 5.5 V	$\Sigma I_{\rm ol}$		-	100	mA
Permissible output high current (per pin)	All output pins	PV_{cc} = 4.5 V to 5.5 V	— I _{он}	7	77	2.0	mA
Permissible output high current (total)	Total of all output pins	PV_{cc} = 4.5 V to 5.5 V	$\Sigma - I_{OH}$	_	-	30	mA

Note: * To protect chip reliability, do not exceed the output current values in table 22.3.

22.3 AC Characteristics

Figure 22.1 show, the test conditions for the AC characteristics.



Figure 22.1 Output Load Circuit

Renesas

Instruc-	Mnemonic										Instruct	on Formé	Ħ				
tion		ALIC	1st	byte	2nd t	yte	3rd by	/te	4th by	te	5th byte	6th b)	/te	7th byte	8th byte	9th byte	10th byte
MOV	MOV.W @ERs+,Rd	N	9	۵	0 ers	Þ											
	MOV.W @aa:16,Rd	×	9	в	0	Þ											
	MOV.W @aa:32,Rd	≥	9	в	2	Þ				abs							
	MOV.W Rs,@ERd	≥	9	6	1 erd	rs											
	MOV.W Rs, @(d:16,ERd)	≥	9	ш	1 erd	s											
	MOV.W Rs, @(d:32,ERd)	≥	7	œ	0 erd	0	9	в	A	LS			disp				
	MOV.W Rs,@-ERd	≥	9	۵	1 erd	s											
	MOV.W Rs,@aa:16	≥	9	۵	œ	s											
	MOV.W Rs,@aa:32	≥	9	ш	۷	rs				abs							
	MOV.L #xx:32,Rd	_	7	A	0	D: erd				IMM							
	MOV.L ERS, ERd	_	0	ш	1 ers /	D: erd											
	MOV.L @ERS,ERd	_	0	-	0	0	9	6	0 ers 0	erd							
	MOV.L @(d:16,ERs),ERd	_	0	-	0	0	9	ш	0 ers 0	erd	0	lisp					
	MOV.L @(d:32,ERs),ERd	Γ	0	-	0	0	7	8	0 ers	0	6 B	2 0	erd		di	sp	
	MOV.L @ERs+,ERd	_	0	-	0	0	9	۵	0 ers 0	erd							
	MOV.L @aa:16 ,ERd	_	0	-	0	0	9	в	0	erd		sde					
	MOV.L @aa:32 ,ERd	_	0	-	0	0	9	в	2	erd			abs				
	MOV.L ERs, @ERd	_	0	-	0	0	9	റ	1 erd 0	ers							
	MOV.L ERs, @(d:16,ERd)	_	0	-	0	0	9	ш	1 erd 0	ers	0	lisp					
	MOV.L ERs, @(d:32,ERd)*1	Г	0	1	0	0	7	8	0 erd	0	6 B	A 0	ers		di	sp	
	MOV.L ERs, @-ERd	_	0	-	0	0	9		1 erd 0	ers							
	MOV.L ERs,@aa:16	_	0	-	0	0	9	в	8	ers	.0	sdr					
	MOV.L ERs, @aa:32	Γ	0	1	0	0	9	В	A 0	ers			abs				
MOVFPE	MOVFPE @aa:16,Rd	В	Canno	ot be us	sed in th	e H8S/.	2626 G	roup c	r H8S/2(323 Gro	up.						
MOVTPE	MOVTPE Rs,@aa:16	В															
MULXS	MULXS.B Rs,Rd	۵	0	-	ပ	0	5	0	S	гd							
	MULXS.W Rs, ERd	≥	0	-	ပ	0	2	7	rs 0	erd							
MULXU	MULXU.B Rs,Rd	ш	5	0	S	Ð											
	MULXU.W Rs,ERd	≥	5	2	S	0 erd											

SCR0—Serial Control Register 0 H'FF7A Smart Card Interface Bit 7 5 2 6 4 3 1 0 t TIF TF RIF RF MPIF TEIE CKF1 CKF0 Initial value : 0 0 0 0 0 0 0 0 Read/Write : R/W R/W R/W R/W R/W R/W R/W R/W Clock enable SCMR SMR SCR Setting SCK Pin Function C/A. GM CKE1 CKE0 SMIF See the SCI specification 1 0 0 0 Operates as port I/O pin 1 Outputs clock as SCK output pin 0 Operates as SCK output 1 pin, with output fixed low Outputs clock as SCK 1 output pin 1 0 Operates as SCK output pin, with output fixed high 1 Outputs clock as SCK output pin Transmit end interrupt enable 0 Transmit end interrupt (TEI) request disabled 1 Transmit end interrupt (TEI) request enabled Multiprocessor interrupt enable 0 Multiprocessor interrupts disabled [Clearing conditions] When the MPIE bit is cleared to 0 When data with MPB = 1 is received 1 Multiprocessor interrupts enabled Receive interrupt (RXI) requests, receive error interrupt (ERI) requests, and setting of the RDRF, FER, and ORER flags in SSR are disabled until data with the multiprocessor bit set to 1 is received Receive enable 0 Reception disabled 1 Reception enabled Transmit enable Transmission disabled 0 1 Transmission enabled Receive interrupt enable 0 Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled 1 Transmit interrupt enable 0 Transmit data empty interrupt (TXI) request disabled Transmit data empty interrupt (TXI) request enabled 1

Note: For details of how to clear interrupt requests, see section 13.2.6, Serial Control Register (SCR).

SMR2—Serial Mode Register 2

H'FF88

Smart Card Interface



High/low fixing control possible in addition to clock output on/off control (set by SCR)

Note: etu: Elementary Time Unit (time for transfer of 1 bit)

Rev. 5.00 Jan 10, 2006 page 988 of 1042 REJ09B0275-0500





Figure C.6 (d) Port C Block Diagram (Pins PC6 and PC7)

Rev. 5.00 Jan 10, 2006 page 1024 of 1042 REJ09B0275-0500



Figure C.9 (f) Port F Block Diagram (Pin PF4)

Appendix G Package Dimensions

Figure G.1 shows the FP-100B package dimensions of the H8S/2626 Group and H8S/2623 Group.



Figure G.1 FP-100B Package Dimensions