

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-8L
Core Size	8-Bit
Speed	10MHz
Connectivity	EBI/EMI, Serial I/O, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	53
Program Memory Size	16KB (16K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 6V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-BQFP
Supplier Device Package	64-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb89635rpf-g-1475e1

MB89630R Series

(Continued)

Part number Item	MB89635R	MB89636R	MB89637R	MB89P637	MB89PV630
External interrupt input	4 independent channels (edge selection, interrupt vector, source flag). Rising edge/falling edge selectable Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.)				
Standby mode	Sleep mode, stop mode, watch mode, and subclock mode				
Process	CMOS				
Operating voltage*	2.2 V to 6.0 V			2.7 V to 6.0 V	
EPROM for use					MBM27C256A-20CZ MBM27C256A-20TV

* : Varies with conditions such as the operating frequency. (See section “■ Electrical Characteristics.”)
In the case of the MB89PV630, the voltage varies with the restrictions of the EPROM for use.


■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89635R	MB89636R MB89637R	MB89P637	MB89PV630
DIP-64P-M01	○	○	○	×
FPT-64P-M06	○	○	○	×
FPT-64P-M23	○	○	×	×
MQP-64C-P01	×	×	×	○
MDP-64C-P02	×	×	×	○

○ : Available ×: Not available

Note: For more information about each package, see section “■ Package Dimensions.”

MB89630R Series



*: When the dual-clock system is selected.

• Pin assignment on package top (MB89PV630 only)

Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
65	N.C.	73	A2	81	N.C.	89	\overline{OE}
66	V _{PP}	74	A1	82	O4	90	N.C.
67	A12	75	A0	83	O5	91	A11
68	A7	76	N.C.	84	O6	92	A9
69	A6	77	O1	85	O7	93	A8
70	A5	78	O2	86	O8	94	A13
71	A4	79	O3	87	\overline{CE}	95	A14
72	A3	80	V _{SS}	88	A10	96	V _{CC}

N.C.: Internally connected. Do not use.

■ PIN DESCRIPTION

Pin no.			Pin name	Circuit type	Function
SH-DIP ^{*1} MDIP ^{*2}	QFP2 ^{*3}	QFP1 ^{*4} MQFP ^{*5}			
30	22	23	X0	A	Main clock crystal oscillator pins
31	23	24	X1		
28	20	21	MOD0	D	Operating mode selection pins Connect directly to V _{CC} or V _{SS} .
29	21	22	MOD1		
27	19	20	RST	C	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. “L” is output from this pin by an internal reset source. The internal circuit is initialized by the input of “L”.
56 to 49	48 to 41	49 to 42	P00/AD0 to P07/AD7	F	General-purpose I/O ports When an external bus is used, these ports function as the multiplex pins of the lower address output and the data I/O.
48 to 41	40 to 33	41 to 34	P10/A08 to P17/A157	F	General-purpose I/O ports When an external bus is used, these ports function as an upper address output.
40	32	33	P20/BUFC	H	General-purpose output port When an external bus is used, this port can also be used as a buffer control output by setting the BCTR.
39	31	32	P21/HAK	H	General-purpose output port When an external bus is used, this port can also be used as a hold acknowledge by setting the BCTR.
38	30	31	P22/HRQ	F	General-purpose output port When an external bus is used, this port can also be used as a hold request input by setting the BCTR.
37	29	30	P23/RDY	F	General-purpose output port When an external bus is used, this port functions as a ready input.
36	28	29	P24/CLK	H	General-purpose output port When an external bus is used, this port functions as a clock output.
35	27	28	P25/WR	H	General-purpose output port When an external bus is used, this port functions as a write signal output.
34	26	27	P26/RD	H	General-purpose output port When an external bus is used, this port functions as a read signal output.

*1: DIP-64P-M01
*2: MDP-64C-P02
*3: FPT-64P-M23

*4: FPT-64P-M06
*5: MQP-M64C-P01

(Continued)

(Continued)

Pin no.			Pin name	Circuit type	Function
SH-DIP ^{*1} MDIP ^{*2}	QFP2 ^{*3}	QFP1 ^{*4} MQFP ^{*5}			
9	1	2	P51/BZ	J	General-purpose I/O port Also serves as a buzzer output.
8	64	1	P52	J	General-purpose I/O port
7	63	64	P53/PTO2	J	General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer.
11 to 18	3 to 10	4 to 11	P60/AN0 to P67/AN7	I	N-ch open-drain output ports Also serve as an A/D converter analog input.
26, 25	18, 17	19, 18	P70/INT0/X1A, P71/INT1/X0A	B/E	Input-only ports These ports are a hysteresis input type. Also serve as an external interrupt input (at single-clock operation). Subclock crystal oscillator pins (at dual-clock operation)
24, 23	16, 15	17, 16	P72/INT2, P73/INT3	E	Input-only ports Also serve as an external interrupt input. These ports are a hysteresis input type.
22	14	15	P74/EC	E	General-purpose input port Also serves as the external clock input for the 16-bit timer/counter. This port is a hysteresis input type.
64	56	57	V _{CC}	—	Power supply pin
32, 57	24, 49	25, 50	V _{SS}	—	Power supply (GND) pin
19	11	12	AV _{CC}	—	A/D converter power supply pin
20	12	13	AVR	—	A/D converter reference voltage input pin
21	13	14	AV _{SS}	—	A/D converter power supply pin Use this pin at the same voltage as V _{SS} .

*1: DIP-64P-M01

*2: MDP-64C-P02






*3: FPT-64P-M23

*4: FPT-64P-M06

*5: MQP-M64C-P01

MB89630R Series

(Continued)

Type	Circuit	Remarks
G		<ul style="list-style-type: none"> • CMOS output • Hysteresis input • Pull-up resistor optional
H		CMOS output
I		Analog input
J		<ul style="list-style-type: none"> • CMOS input • Pull-up resistor optional
K		<ul style="list-style-type: none"> • Hysteresis input • Pull-up resistor optional

■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on “1. Absolute Maximum Ratings” in section “■ Electrical Characteristics” is applied between V_{CC} and V_{SS} .

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AV_{CC} and AVR) and analog input from exceeding the digital power supply (V_{CC}) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be $AV_{CC} = DAVC = V_{CC}$ and $AV_{SS} = AVR = V_{SS}$ even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although V_{CC} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 Hz to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (option selection) and wake-up from stop mode.

MB89630R Series

■ PROGRAMMING TO THE EPROM ON THE MB89P637


The MB89P637 is an OTPROM version of the MB89630 series.

1. Features

- 32-Kbytes PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in each mode is illustrated below.



3. Programming to the EPROM

In EPROM mode, the MB89P637 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter.

However, the electronic signature mode cannot be used.


When the operating ROM area for a single chip is 32 Kbytes (8007H to FFFFH) the EPROM can be programmed as follows:

- **Programming procedure**

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007_H to 7FFF_H. (Note that addresses 8000_H to FFFF_H in the operating mode assign to 0000_H to 7FFF_H in EPROM mode).
- (3) Load option data into addresses 0000_H to 0006_H of the EPROM programmer.
(For information about each corresponding option, see "8. OTPROM Option Bit Map".)
- (4) Program with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.


■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20CZ, MBM27C256A-20TV

2. Memory Space

Memory space in each mode, such as 32-Kbyte PROM, option area is diagrammed below.



3. Programming to the EPROM


- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

■ CPU CORE

1. Memory Space

The microcontrollers of the MB89630R series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end of I/O area, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89630R series is structured as illustrated below.

• Memory space



*1: The ROM area is an external area depending on the mode.

*2: Addresses 8000_H to 8006_H for the MB89P637 comprise an option area, do not use this area for the MB89PV630 and MB89637R.

*3: The access is forbidden in the external bus mode.

MB89630R Series

(Continued)

Address	Read/write	Register name	Register description
20 _H	(R/W)	ADC1	A/D converter control register 1
21 _H	(R/W)	ADC2	A/D converter control register 2
22 _H	(R/W)	ADDH	A/D converter data register (H)
23 _H	(R/W)	ADDL	A/D converter data register (L)
24 _H	(R/W)	EIC1	External interrupt control register 1
25 _H	(R/W)	EIC2	External interrupt control register 2
26 _H	Vacancy		
27 _H	Vacancy		
28 _H	(R/W)	CNTR1	PWM timer control register 1
29 _H	(R/W)	CNTR2	PWM timer control register 2
2A _H	(R/W)	CNTR3	PWM timer control register 3
2B _H	(W)	COMR1	PWM timer compare register 1
2C _H	(W)	COMR2	PWM timer compare register 2
2D _H	(R/W)	SMC	UART serial mode control register
2E _H	(R/W)	SRC	UART serial rate control register
2F _H	(R/W)	SSD	UART serial status/data register
30 _H	(R) (W)	SIDR SODR	UART serial input data control register UART serial output data control register
31 _H to 7B _H	Vacancy		
7C _H	(W)	ILR1	Interrupt level setting register 1
7D _H	(W)	ILR2	Interrupt level setting register 2
7E _H	(W)	ILR3	Interrupt level setting register 3
7F _H	Vacancy		

Note: Do not use vacancies.

MB89630R Series


2. Recommended Operating Conditions

($AV_{SS} = V_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max		
Power supply voltage	V_{CC}	2.2*	6.0*	V	Normal operation assurance range* MB89635R/636R/637R
		2.7*	6.0*	V	Normal operation assurance range* MB89PV630/P637
	AV_{CC}	1.5	6.0	V	Retains the RAM state in stop mode
A/D converter reference input voltage	AVR	3.0	AV_{CC}	V	
Operating temperature	T_A	-40	+85	°C	

* : These values vary with the operating frequency, instruction cycle, and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics".


Figure 1 Operating Voltage vs. Main Clock Operating Frequency




Note: The shaded area is assured only for the MB89635R/636R/637R.

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of $4/F_{CH}$. Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.


• Main clock timing condition




• Main clock configurations



• Subclock timing condition



• Subclock configurations



(9) Serial I/O Timing


($V_{CC} = 5.0\text{ V} \pm 10\%$, $F_{CH} = 10\text{ MHz}$, $AV_{SS} = V_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Serial clock cycle time	t_{SCYC}	SCK1, UCK1, UCK2	Internal shift clock mode	$2\ t_{inst}^*$	—	μs	
SCK1 $\downarrow \rightarrow$ SO1 time UCK1 $\downarrow \rightarrow$ UO1 time UCK2 $\downarrow \rightarrow$ UO2 time	t_{SLOV}	SCK1, SO1 UCK1, UO1 UCK2, UO2		−200	200	ns	
Valid SI1 \rightarrow SCK1 \uparrow Valid UI1 \rightarrow UCK1 \uparrow Valid UI2 \rightarrow UCK2 \uparrow	t_{IVSH}	SI1, SCK1 UI1, UCK1 UI2, UCK2		$1/2\ t_{inst}^*$	—	μs	
SCK1 $\uparrow \rightarrow$ valid SI1 hold time UCK1 $\uparrow \rightarrow$ valid UI1 hold time UCK2 $\uparrow \rightarrow$ valid UI2 hold time	t_{SHIX}	SCK1, SI1 UCK1, UI1 UCK2, UI2		$1/2\ t_{inst}^*$	—	μs	
Serial clock “H” pulse width	t_{SHSL}	SCK1, UCK1, UCK2	External shift clock mode	$1\ t_{inst}^*$	—	μs	
Serial clock “L” pulse width	t_{SLSH}	SCK1, UCK1, UCK2		$1\ t_{inst}^*$	—	μs	
SCK1 $\downarrow \rightarrow$ SO1 time UCK1 $\downarrow \rightarrow$ UO1 time UCK2 $\downarrow \rightarrow$ UO2 time	t_{SLOV}	SCK1, SO1 UCK1, UO1 UCK2, UO2		0	200	ns	
Valid SI1 \rightarrow SCK1 \uparrow Valid UI1 \rightarrow UCK1 \uparrow Valid UI2 \rightarrow UCK2 \uparrow	t_{IVSH}	SI1, SCK1 UI1, UCK1 UI2, UCK2		$1/2\ t_{inst}^*$	—	μs	
SCK1 $\downarrow \rightarrow$ valid SI1 hold time UCK1 $\downarrow \rightarrow$ valid UI1 hold time UCK2 $\downarrow \rightarrow$ valid UI2 hold time	t_{SHIX}	SCK1, SI1 UCK1, UI1 UCK2, UI2		$1/2\ t_{inst}^*$	—	μs	

* : For information on t_{inst} , see “(4) Instruction Cycle”.

6. A/D Converter Glossary

- Resolution
Analog changes that are identifiable with the A/D converter
- Linearity error
The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics
- Differential linearity error
The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB)
The difference between theoretical and actual conversion values caused by the zero transition error, full-scale transition error, linearity error, quantization error, and noise



(Continued)


7. Notes on Using A/D Converter

• Input impedance of the analog input pins

The output impedance of the external circuit for the analog input must satisfy the following conditions.

If the output impedance of the external circuit is too high, an analog voltage sampling time might be insufficient (sampling time = 6 μ s at 10 MHz oscillation.) Therefore, it is recommended to keep the output impedance of the external circuit below 10 k Ω .

• Analog input circuit model



Note: The values mentioned here should be used as a guideline.

• Error


The smaller the $|AVR - AV_{ss}|$, the greater the error would become relatively.

■ MASK OPTIONS


No.	Part number	MB89635R MB89636R MB89637R	MB89P637	MB89PV630
	Specifying procedure	Specify when ordering masking	Set with EPROM programmer	Setting not possible
1	Pull-up resistors <div> <div>P00 to P07, P10 to P17, P30 to P37, P40 to P43, P50 to P53, P72 to P74</div> </div>	Selectable by pin	Can be set per pin*	Fixed to "without pull-up resistor"
2	Power-on reset selection <div> <div>With power-on reset</div> <div>Without power-on reset</div> </div>	Selectable	Setting possible	Fixed to "with power-on reset"
3	Selection of the main clock oscillation stabilization time (at 10 MHz) <div> <div> $2^{18}/F_{CH}$ (Approx. 26.2 ms) $2^{17}/F_{CH}$ (Approx. 13.1 ms) $2^{14}/F_{CH}$ (Approx. 1.6 ms) $2^4/F_{CH}$ (Approx. 1.6 μs) </div> <div>F_{CH} : Main clock frequency</div> </div>	Selectable	Setting possible	Fixed to $2^{18}/F_{CH}$ (Approx. 26.2 ms)
4	Reset pin output <div> <div>Reset output provided</div> <div>No reset output</div> </div>	Selectable	Setting possible	Fixed to "with reset output"
5	Single/dual-clock system option <div> <div>Single clock</div> <div>Dual clock</div> </div>	Selectable	Setting possible	MB89PV630-101 Single-clock system
				MB89PV630-102 Dual-clock systems

* : For P50 to P53, fixed to "Without pull-up resistor."

(Continued)



(MDP-64C-P02)



Please confirm the latest Package dimension by following URL.
<http://edevic.fujitsu.com/package/en-search/>

MEMO

MB89630R Series

FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome,

Shinjuku-ku, Tokyo 163-0722, Japan

Tel: +81-3-5322-3329

<http://jp.fujitsu.com/fml/en/>

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.

1250 E. Arques Avenue, M/S 333

Sunnyvale, CA 94085-5401, U.S.A.

Tel: +1-408-737-5600 Fax: +1-408-737-5999

<http://www.fma.fujitsu.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD.

151 Lorong Chuan,

#05-08 New Tech Park 556741 Singapore

Tel : +65-6281-0770 Fax : +65-6281-0220

<http://www.fmal.fujitsu.com/>

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH

Pittlerstrasse 47, 63225 Langen, Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122

<http://emea.fujitsu.com/microelectronics/>

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD.

Rm. 3102, Bund Center, No.222 Yan An Road (E),

Shanghai 200002, China

Tel : +86-21-6146-3688 Fax : +86-21-6335-1605

<http://cn.fujitsu.com/fmc/>

Korea

FUJITSU MICROELECTRONICS KOREA LTD.

206 Kosmo Tower Building, 1002 Daechi-Dong,

Gangnam-Gu, Seoul 135-280, Republic of Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

<http://kr.fujitsu.com/fmk/>

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road,

Tsimshatsui, Kowloon, Hong Kong

Tel : +852-2377-0226 Fax : +852-2376-3269

<http://cn.fujitsu.com/fmc/en/>

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.