

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	F <sup>2</sup> MC-8L
Core Size	8-Bit
Speed	10MHz
Connectivity	EBI/EMI, Serial I/O, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	53
Program Memory Size	16KB (16K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 6V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-BQFP
Supplier Device Package	64-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb89635rpf-g-1483e1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- UART
  - CLK-synchronous/CLK-asynchronous data transfer capable (6, 7, and 8 bits)
- Serial interface Switchable transfer direction to allows communication with various equipment.
- 10-bit A/D converter Start by an external input capable
- External interrupt: 4 channels Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).
- Low-power consumption modes
   Stop mode (Oscillation stops to minimize the current consumption.)
   Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)
   Subclock mode
   Watch mode
- Bus interface function With hold and ready function

# ■ PRODUCT LINEUP

Part number								
Item	MB89635R	MB89636R	MB89637R	MB89P637	MB89PV630			
Classification		ass-produced produ mask ROM product	One-time PROM product	Piggyback/ evaluation product (for evaluation and development)				
ROM size	16 K × 8 bits (internal mask ROM)	24 K × 8 bits (internal mask ROM)	32 K × 8 bits (internal mask ROM)	$32 \text{ K} \times 8 \text{ bits}$ (Internal PROM, to be programmed with general- purpose EPROM programmer)	32 K × 8 bits (external ROM)			
RAM size	512×8 bits	768 × 8 bits	1024 × 8 bits	$1024 \times 8$ bits	$1024 \times 8$ bits			
CPU functions	The number of i Instruction bit le Instruction lengt Data bit length: Minimum execu Interrupt proces	ngth: h: tion time:		61 μs@32.768 kHz ) MHz, 562.5 μs@3	2.768 kHz			
Ports	Input ports: Output ports (N- I/O ports (N-ch o Output ports (C I/O ports (CMO Total:	open-drain): MOS):	as peripherals.) as peripherals.) as peripherals.) as bus control.) o serve as bus pins	and peripherals.)				
Watch timer		21 bits $\times$ 1 (in m	ain clock)/15 bits $\times$	1 (at 32.768 kHz)				
8-bit PWM timer		channels		ating clock cycle: 0. 51.2 μs to 839 ms)	. ,			
8-bit pulse width count timer	8-bit reload tim 8-bit pulse w	<ul> <li>8-bit timer operation (overflow output capable, operating clock cycle: 0.4 to 12.8 μs)</li> <li>8-bit reload timer operation (toggled output capable, operating clock cycle: 0.4 to 12.8 μs)</li> <li>8-bit pulse width measurement operation (capable of continuous measurement, and measurement of "H" pulse width/ "L" pulse width/ from ↑ to ↑/from ↓ to ↓)</li> </ul>						
16-bit timer/ counter	16-bit ev	16-bit timer operation (operating clock cycle: 0.4 $\mu$ s) 16-bit event counter operation (rising edge/falling edge/both edge selectable)						
8-bit serial I/O	8 bits LSB first/MSB first selectable One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 0.8 μs, 3.2 μs, 12.8 μs)							
UART		Capable of switching two I/O systems by software Transfer data length (6, 7, and 8 bits) Transfer rate (300 to 62500 bps. at 10 MHz oscillation)						
10-bit A/D converter	Capable	A/D conversio Sense m	it resolution × 8 cha n mode (conversior ode (conversion tim ation by an external	n time: 13.2 μs)	ernal timer			

FUJITSU

# ■ PIN DESCRIPTION

Pin no.					
SH-DIP <sup>*1</sup> MDIP <sup>*2</sup>	QFP2 <sup>*3</sup>	QFP1 <sup>*4</sup> MQFP <sup>*5</sup>	Pin name	Circuit type	Function
30	22	23	X0	А	Main clock crystal oscillator pins
31	23	24	X1		
28	20	21	MOD0	D	Operating mode selection pins
29	21	22	MOD1		Connect directly to Vcc or Vss.
27	19	20	RST	C	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".
56 to 49	48 to 41	49 to 42	P00/AD0 to P07/AD7	F	General-purpose I/O ports When an external bus is used, these ports function as the multiplex pins of the lower address output and the data I/O.
48 to 41	40 to 33	41 to 34	P10/A08 to P17/A157	F	General-purpose I/O ports When an external bus is used, these ports function as an upper address output.
40	32	33	P20/BUFC	Н	General-purpose output port When an external bus is used, this port can also be used as a buffer control output by setting the BCTR.
39	31	32	P21/HAK	Н	General-purpose output port When an external bus is used, this port can also be used as a hold acknowledge by setting the BCTR.
38	30	31	P22/HRQ	F	General-purpose output port When an external bus is used, this port can also be used as a hold request input by setting the BCTR.
37	29	30	P23/RDY	F	General-purpose output port When an external bus is used, this port functions as a ready input.
36	28	29	P24/CLK	Н	General-purpose output port When an external bus is used, this port functions as a clock output.
35	27	28	P25/WR	Н	General-purpose output port When an external bus is used, this port functions as a write signal output.
34	26	27	P26/RD	Н	General-purpose output port When an external bus is used, this port functions as a read signal output.

\*1: DIP-64P-M01

\*2: MDP-64C-P02 \*3: FPT-64P-M23 \*4: FPT-64P-M06 \*5: MQP-M64C-P01 (Continued)

DS07-12531-4E

Pin no.			<b>O</b> imerrit		
SH-DIP <sup>*1</sup> MDIP <sup>*2</sup>	QFP2 <sup>*3</sup>	QFP1 <sup>*4</sup> MQFP <sup>*5</sup>	Pin name	Circuit type	Function
33	25	26	P27/ALE	Н	General-purpose output port When an external bus is used, this port functions as an address latch signal output.
2	58	59	P30/UCK1	G	General-purpose I/O port Also serves as the clock I/O 1 for the UART. This port is a hysteresis input type.
1	57	58	P31/UO1	F	General-purpose I/O port Also serves as the data output 1 for the UART.
63	55	56	P32/UI1	G	General-purpose I/O port Also serves as the data input 1 for the UART. This port is a hysteresis input type.
62	54	55	P33/SCK1	G	General-purpose I/O port Also serves as the data input for the 8-bit serial I/O. This port is a hysteresis input type.
61	53	54	P34/SO1	F	General-purpose I/O port Also serves as the data output for the 8-bit serial I/O.
60	52	53	P35/SI1	G	General-purpose I/O port Also serves as the data input for the 8-bit serial I/O. This port is a hysteresis input type.
59	51	52	P36/PWC	G	General-purpose I/O port Also serves as the measured pulse input for the 8-bit pulse width counter. This port is a hysteresis input type.
58	50	51	P37/WTO	F	General-purpose I/O port Also serves as the toggle output for the 8-bit pulse width counter.
6	62	63	P40/UCK2	G	General-purpose I/O port Also serves as the clock I/O 2 for the UART. This port is a hysteresis input type.
5	61	62	P41/UO2	F	General-purpose I/O port Also serves as the data output 2 for the UART.
4	60	61	P42/UI2	G	General-purpose I/O port Also serves as the data input 2 for the UART. This port is a hysteresis input type.
3	59	60	P43/PTO1	F	General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer.
10	2	3	P50/ADST	K	General-purpose I/O port Also serves as an A/D converter external activation. This port is a hysteresis input type.

\*1: DIP-64P-M01


\*2: MDP-64C-P02

\*4: FPT-64P-M06

\*5: MQP-M64C-P01

\*3: FPT-64P-M23





## ■ HANDLING DEVICES

### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

### 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

#### 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

#### 5. Power Supply Voltage Fluctuations

Although V<sub>CC</sub> power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V<sub>CC</sub> ripple fluctuations (P-P value) will be less than 10% of the standard V<sub>CC</sub> value at the commercial frequency (50 Hz to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

### 6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (option selection) and wake-up from stop mode.


## ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

## 1. EPROM for Use

MBM27C256A-20CZ, MBM27C256A-20TV

## 2. Memory Space

Memory space in each mode, such as 32-Kbyte PROM, option area is diagrammed below.



## 3. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


## 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC):	A 16-bit register for indicating the instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A16-bit register for index modification
Extra pointer (EP):	A16-bit pointer for indicating a memory address
Stack pointer (SP):	A16-bit register for indicating a stack area
Program status (PS):	A16-bit register for storing a register pointer, a condition code

◄ 16 bits	Initial value
PC	: Program counter FFFDH
A	: Accumulator Indeterminate
Т	: Temporary accumulator Indeterminate
IX	: Index register Indeterminate
EP	: Extra pointer Indeterminate
SP	: Stack pointer Indeterminate
PS	: Program status I-flag = 0, IL1, IL0 = 11 The other bit values are indeterminate

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



## ■ I/O MAP

Address	Read/write	Register name	Register description			
00н	(R/W)	PDR0	Port 0 data register			
01н	(W)	DDR0	Port 0 data direction register			
02н	(R/W)	PDR1	Port 1 data register			
03н	(W)	DDR1	Port 1 data direction register			
04н	(R/W)	PDR2	Port 2 data register			
05н	(W)	BCTR	External bus pin control register			
06н		Vac	cancy			
07н	(R/W)	SYCC	System clock control register			
08н	(R/W)	STBC	System clock control register			
09н	(R/W)	WDTE	Watchdog timer control register			
0Ан	(R/W)	TBCR	Timebase timer control register			
0Вн	(R/W)	WPCR	Watch prescaler control register			
0Сн	(R/W)	CHG3	Port 3 switching register			
0Dн	(R/W)	PDR3	Port 3 data register			
0Ен	(W)	DDR3	Port 3 data direction register			
0 <b>F</b> н	(R/W)	PDR4	Port 4 data register			
10н	(W)	DDR4	Port 4 data direction register			
11н	(R/W)	BUZR	Buzzer register			
12н	(R/W)	PDR5	Port 5 data register			
13н	(R/W)	PDR6	Port 6 data register			
<b>14</b> н	(R)	PDR7	Port 7 data register			
<b>15</b> н	(R/W)	PCR1	PWC pulse width control register 1			
<b>16</b> н	(R/W)	PCR2	PWC pulse width control register 2			
<b>17</b> н	(R/W)	RLBR	PWC reload buffer register			
<b>18</b> н	(R/W)	TMCR	16-bit timer control register			
<b>19</b> н	(R/W)	TCHR	16-bit timer count register (H)			
1Ан	(R/W)	TCLR	16-bit timer count register (L)			
1Вн		Vac	cancy			
1Сн	(R/W)	SMR1	Serial mode register			
1Dн	(R/W)	SDR1 Serial data register				
1Ен		Vac	cancy			
1Fн		Vac	cancy			

Address	Read/write	Register name	Register description			
20н	(R/W)	ADC1	A/D converter control register 1			
21н	(R/W)	ADC2	A/D converter control register 2			
22н	(R/W)	ADDH	A/D converter data register (H)			
23н	(R/W)	ADDL	A/D converter data register (L)			
24н	(R/W)	EIC1	External interrupt control register 1			
25н	(R/W)	EIC2	External interrupt control register 2			
26н		Vac	ancy			
27н		Vac	ancy			
28н	(R/W)	CNTR1	PWM timer control register 1			
29н	(R/W)	CNTR2	PWM timer control register 2			
2Ан	(R/W)	CNTR3	PWM timer control register 3			
2Вн	(W)	COMR1	PWM timer compare register 1			
2Сн	(W)	COMR2	PWM timer compare register 2			
2Dн	(R/W)	SMC	UART serial mode control register			
2Ен	(R/W)	SRC	UART serial rate control register			
2Fн	(R/W)	SSD	UART serial status/data register			
30н	(R) (W)	SIDR SODR	UART serial input data control register UART serial output data control register			
31н to 7Вн		Vac	ancy			
7Сн	(W)	ILR1	Interrupt level setting register 1			
7Dн	(W)	ILR2	Interrupt level setting register 2			
<b>7</b> Ен	(W)	ILR3	Interrupt level setting register 3			
7Fн		Vac	ancy			

Note: Do not use vacancies.

<b>.</b>		<b>D</b> .			Value			
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P30 to P37, P40 to P43, P50 to P53, P72 to P74	VI = 0.0 V	25	50	100	kΩ	With pull-up resistor
	Icc1		$F_{CH} = 10 \text{ MHz}$ $V_{CC} = 5.0 \text{ V}$ $t_{inst}^{*2} = 0.4 \mu\text{s}$	_	12	20	mA	
	Icc2		$F_{CH} = 10 \text{ MHz}$ $V_{CC} = 3.0 \text{ V}$	_	1.0	2	mA	MB89635R/ 636R/637R/ PV630
			$t_{inst}^{*2} = 6.4 \ \mu s$	_	1.5	2.5	mA	MB89P637
	Iccs1		$ \begin{array}{c} F_{CH} = 10 \text{ MHz} \\ \Psi \\ V_{CC} = 5.0 \text{ V} \\ t_{inst}^{*2} = 0.4  \mu s \end{array} $	_	3	7	mA	
	Iccs2			_	0.5	1.5	mA	
	lcc∟		FcL = 32.768 kHz, Vcc = 3.0 V Subclock mode	_	50	100	μΑ	MB89635R/ 636R/637R/ PV630
current <sup>*1</sup>		Vcc	Subclock mode	—	500	700	μA	MB89P637
	lcc∟s		$\label{eq:Fcl} \begin{array}{l} F_{\text{CL}} = 32.768 \text{ kHz}, \\ V_{\text{CC}} = 3.0 \text{ V} \\ \textbf{Subclock sleep} \\ \textbf{mode} \end{array}$	_	25	50	μΑ	
	Ісст		FcL = 32.768 kHz, Vcc = 3.0 V ● Watch mode ● Main clock stop mode at dual- clock system	_	3	15	μΑ	
	Іссн		<ul> <li>T<sub>A</sub> = +25°C</li> <li>Subclock stop mode</li> <li>Main clock stop mode at single-clock system</li> </ul>	_	_	1	μΑ	


 $(AVcc = Vcc = 5.0 V, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

### (2) Specification for Power-on Reset

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, \text{ } T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

Deremeter	Symbol	Condition	Value		Unit	Remarks		
Parameter	Symbol	Condition	Min.	Max.	Unit	rellidirs		
Power supply rising time	<b>t</b> R		—	50	ms	Power-on reset function only		
Power supply cut-off time	toff		1	_	ms	Min. interval time for the next power-on reset		


Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




### (3) Clock Timing

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition		Value		Unit Remark	
Faialletei	Symbol		Condition	Min.	Тур.	Max.	Unit	Remarks
	Fсн	X0, X1		1	—	10	MHz	
Clock frequency	Fc∟	X0A, X1A		_	32.768		kHz	
Clock cycle time	<b>t</b> HCYL	X0, X1		100		1000	ns	
	<b>t</b> lcyl	X0A, X1A		_	30.5	_	μs	
Input clock pulse width	Pwн Pw∟	X0		20	_	_	ns	External clock
Input clock pulse width	Pwlh Pwll	X0A		_	15.2	_	μs	External clock
Input clock rising/ falling time	tcr tcf	X0				10	ns	External clock





### (4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	tinst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/F <sub>CH</sub> ) t <sub>inst</sub> = 0.4 $\mu$ s, operating at F <sub>CH</sub> = 10 MHz
		2/FcL	μs	$t_{inst} = 61.036 \ \mu s$ , operating at $F_{CL} = 32.768 \ kHz$


Note: Operating at 10 MHz, the cycle varies with the set execution time.

### (5) Clock Output Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol Pin name	Pin	Condition	Va	Unit	Remarks	
Farameter		name		Min.	Max.	Unit	itemarks
Cycle time	tcyc	CLK		1/2 tinst*	—	μs	
$CLK \uparrow \to CLK \downarrow$	<b>t</b> CHCL	CLK		1/4 t <sub>inst</sub> * – 70 ns	1/4 t <sub>inst</sub> *	μs	

\* : For information on tinst, see "(4) Instruction Cycle".





### (10) Peripheral Input Timing

Baramatar	Symbol	Din name	Value		Unit	Domorko
Parameter		Pin name	Min.	Max.	Unit	Remarks
Peripheral input "H" pulse width 1	tiliH1	PWC, INT0 to INT3,EC	2 tinst*	_	μs	
Peripheral input "L" pulse width 1	tiHi∟1		2 tinst*		μs	
Peripheral input "H" pulse width 2	tilih2	ADST	2 <sup>8</sup> tinst*		μs	A/D mode
Peripheral input "L" pulse width 2	tihil2	ADST	2 <sup>8</sup> tinst*		μs	A/D mode
Peripheral input "H" pulse width 3	<b>t</b> ILIH3	ADST	$2^8 t_{\text{inst}}^{*}$		μs	Sense mode
Peripheral input "L" pulse width 3	tініlз	ADOT	2 <sup>8</sup> tinst*		μs	Sense mode

### (Vcc = 5.0 V $\pm$ 10%, AVss = Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

\* : For information on tinst, see "(4) Instruction Cycle".






### 7. Notes on Using A/D Converter


#### · Input impedance of the analog input pins


The output impedance of the external circuit for the analog input must satisfy the following conditions. If the output impedance of the external circuit is too high, an analog voltage sampling time might be insufficient (sampling time = 6  $\mu$ s at 10 MHz oscillation.) Therefore, it is recommended to keep the output impedance of the external circuit below 10 k $\Omega$ .



#### • Error

The smaller the | AVR-AVss |, the greater the error would become relatively.





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/



## ■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
49	■ MASK OPTIONS	Changed the explanation for "*" in "■ MASK OPTIONS".

The vertical lines marked in the left side of the page show the changes.

