



Welcome to **E-XFL.COM**


What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	F ² MC-8L
Core Size	8-Bit
Speed	10MHz
Connectivity	EBI/EMI, Serial I/O, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	53
Program Memory Size	16KB (16K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 6V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-BQFP
Supplier Device Package	64-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb89635rpf-g-1486

■ PIN ASSIGNMENT



• External EPROM pins (MB89PV630 only)

Pin	no.	B:		-
MDIP	MQFP	Pin name	I/O	Function
65	66	V _{PP}	0	"H" level output pin
66 67 68 69 70 71 72 73 74	67 68 69 70 71 72 73 74 75	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
75 76 77	77 78 79	O1 O2 O3	I	Data input pins
78	80	Vss	0	Power supply (GND) pin
79 80 81 82 83	82 83 84 85 86	O4 O5 O6 O7 O8	I	Data input pins
84	87	CE	0	ROM chip enable pin Outputs "H" during standby.
85	88	A10	0	Address output pin
86	89	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
87 88 89	91 92 93	A11 A9 A8	0	Address output pins
90	94	A13	0	
91	95	A14	0	
92	96	Vcc	0	EPROM power supply pin
_	65 76 81 90	N.C.	_	Internally connected pins Be sure to leave them open.

■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 Hz to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (option selection) and wake-up from stop mode.

6. OTPROM Option Bit Map


Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0000н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Single/dual- clock system 1: Dual clock 0: Single clock	Reset pin output 1: Yes 0: No	Power-on reset 1: Yes 0: No	11:2 ¹⁸ /Fc	bilization (/Fсн) н 01:2 ¹⁷ /Fсн н 00:2 ⁴ /Fсн
0001н	P07 Pull-up 1: No 0: Yes	P06 Pull-up 1: No 0: Yes	P05 Pull-up 1: No 0: Yes	P04 Pull-up 1: No 0: Yes	P03 Pull-up 1: No 0: Yes	P02 Pull-up 1: No 0: Yes	P01 Pull-up 1: No 0: Yes	P00 Pull-up 1: No 0: Yes
0002н	P17 Pull-up 1: No 0: Yes	P16 Pull-up 1: No 0: Yes	P15 Pull-up 1: No 0: Yes	P14 Pull-up 1: No 0: Yes	P13 Pull-up 1: No 0: Yes	P12 Pull-up 1: No 0: Yes	P11 Pull-up 1: No 0: Yes	P10 Pull-up 1: No 0: Yes
0003н	P37 Pull-up 1: No 0: Yes	P36 Pull-up 1: No 0: Yes	P35 Pull-up 1: No 0: Yes	P34 Pull-up 1: No 0: Yes	P33 Pull-up 1: No 0: Yes	P32 Pull-up 1: No 0: Yes	P31 Pull-up 1: No 0: Yes	P30 Pull-up 1: No 0: Yes
0004н	Vacancy Readable and writable	P43 Pull-up 1: No 0: Yes	P42 Pull-up 1: No 0: Yes	P41 Pull-up 1: No 0: Yes	P40 Pull-up 1: No 0: Yes			
0005н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	P74 Pull-up 1: No 0: Yes	P73 Pull-up 1: No 0: Yes	P72 Pull-up 1: No 0: Yes	Vacancy Readable and writable	Vacancy Readable and writable
0006н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Reserved bit Readable and writable			

Note: Each bit is set to '1' as the initialized value.

■ CPU CORE

1. Memory Space

The microcontrollers of the MB89630R series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end of I/O area, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89630R series is structured as illustrated below.



- *1: The ROM area is an external area depending on the mode.
- *2: Addresses 8000н to 8006н for the MB89P637 comprise an option area, do not use this area for the MB89PV630 and MB89637R.
- *3: The access is forbidden in the external bus mode.

2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating the instruction storage positions

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A16-bit register which performs arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A16-bit register for index modification


Extra pointer (EP): A16-bit pointer for indicating a memory address

Stack pointer (SP): A16-bit register for indicating a stack area

Program status (PS): A16-bit register for storing a register pointer, a condition code




The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

• Rule for conversion of actual addresses of the general-purpose register area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.

IL1, IL0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	l	†
1	0	2	ļ .
1	1	3	Low

N-flag: Set to '1' if the MSB becomes to '1' as the result of an arithmetic operation. Cleared to '0' when the bit is cleared to '0'.

Z-flag: Set to '1' when an arithmetic operation results in 0. Cleared to '0' otherwise.


V-flag: Set to '1' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.

C-flag: Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise.Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89630R series. The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

Address	Read/write	Register name	Register description			
00н	(R/W)	PDR0	Port 0 data register			
01н	(W)	DDR0	Port 0 data direction register			
02н	(R/W)	PDR1	Port 1 data register			
03н	(W)	DDR1	Port 1 data direction register			
04н	(R/W)	PDR2	Port 2 data register			
05н	(W)	BCTR	External bus pin control register			
06н		Vac	cancy			
07н	(R/W)	SYCC	System clock control register			
08н	(R/W)	STBC	System clock control register			
09н	(R/W)	WDTE	Watchdog timer control register			
ОАн	(R/W)	TBCR	Timebase timer control register			
0Вн	(R/W)	WPCR	Watch prescaler control register			
0Сн	(R/W)	CHG3	Port 3 switching register			
0Дн	(R/W)	PDR3	Port 3 data register			
0Ен	(W)	DDR3	Port 3 data direction register			
0Fн	(R/W)	PDR4	Port 4 data register			
10н	(W)	DDR4	Port 4 data direction register			
11н	(R/W)	BUZR	Buzzer register			
12н	(R/W)	PDR5	Port 5 data register			
13н	(R/W)	PDR6	Port 6 data register			
14н	(R)	PDR7	Port 7 data register			
15н	(R/W)	PCR1	PWC pulse width control register 1			
16н	(R/W)	PCR2	PWC pulse width control register 2			
17н	(R/W)	RLBR	PWC reload buffer register			
18н	(R/W)	TMCR	16-bit timer control register			
19н	(R/W)	TCHR	16-bit timer count register (H)			
1Ан	(R/W)	TCLR	16-bit timer count register (L)			
1Вн		Vac	cancy			
1Сн	(R/W)	SMR1	Serial mode register			
1Dн	(R/W)	SDR1	Serial data register			
1Ен	Vacancy					
1F _H		Vac	cancy			

(Continued)

(Continued)

Address	Read/write	Register name	Register description				
20н	(R/W)	ADC1	A/D converter control register 1				
21н	(R/W)	ADC2	A/D converter control register 2				
22н	(R/W)	ADDH	A/D converter data register (H)				
23н	(R/W)	ADDL	A/D converter data register (L)				
24н	(R/W)	EIC1	External interrupt control register 1				
25н	(R/W)	EIC2	External interrupt control register 2				
26н		Vaca	ancy				
27н		Vaca	ancy				
28н	(R/W)	CNTR1	PWM timer control register 1				
29н	(R/W)	CNTR2	PWM timer control register 2				
2Ан	(R/W)	CNTR3	PWM timer control register 3				
2Вн	(W)	COMR1	PWM timer compare register 1				
2Сн	(W)	COMR2	PWM timer compare register 2				
2Dн	(R/W)	SMC	UART serial mode control register				
2Ен	(R/W)	SRC	UART serial rate control register				
2Fн	(R/W)	SSD	UART serial status/data register				
30н	(R) (W)	SIDR SODR	UART serial input data control register UART serial output data control register				
31н to 7Вн		Vacancy					
7Сн	(W)	ILR1	Interrupt level setting register 1				
7Dн	(W)	ILR2	Interrupt level setting register 2				
7Ен	(W)	ILR3 Interrupt level setting register 3					
7 Fн		Vacancy					

Note: Do not use vacancies.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

 $(AVcc = Vcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Donomoton	0	Din nama	•	= Vcc = 5.0	Value	Unit	·		
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks	
	V _{IH1}	P00 to P07, P10 to P17, P22, P23, P31, P34, P37, P41, P43, P51 to P53		0.7 Vcc	_	Vcc + 0.3	V	P51 to P53 with pull-up resistor	
"H" level input	V _{IH2}	P51 to P53		0.7 Vcc	_	Vss + 6.0	V	Without pull-up resistor	
voltage	Vihs	RST, MOD0, MOD1, P30, P32, P33, P35, P36, P40, P42,P50, P72 to P74		0.8 Vcc		Vcc + 0.3	٧	P50 with pull-up resistor	
	VIHS2	P50, P70, P71		0.8 Vcc	_	Vss + 6.0	٧	Without pull-up resistor	
	VIL	P00 to P07, P10 to P17, P22, P23, P31, P34, P37, P41, P43		Vss - 0.3		0.3 Vcc	V		
"L" level input voltage	Vils	P30, P32, P33, P35, P36, P40, P42, P50 to P53, P70 to P74, RST, MOD0, MOD1		Vss - 0.3	_	0.2 Vcc	V		
Open-drain output pin application voltage	VD	P50 to P53		Vss-0.3	_	Vss + 6.0	V		
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43	lон = −2.0 mA	4.0		_	V		
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43, P50 to P53, P60 to P67, RST	loL = 4.0 mA	_	_	0.4	V		
Input leakage current (Hi-z output leakage current)	lu	P00 to P07, P10 to P17, P20 to P23, P30 to P37, P40 to P43, P50 to P53, P70 to P74, MOD0, MOD1	0.0 V < Vı < Vcc	_	_	±5	μА	Without pull-up resistor	

(Continued)

(Continued)

 $(AVcc = Vcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Pin name Condition Value			Unit	Remarks	
Parameter	Syllibol	Fin name Condition		Min.	Тур.	Max.	Oilit	Remarks
Power supply current*1	IA		FcH = 10 MHz, when A/D conversion operates.	_	6	_	mA	
	Іан	AVcc	FcH = 10 MHz, TA = +25°C, when A/D conversion in a stop.	_	_	1	μА	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, and Vss	f = 1 MHz	_	10	_	pF	

^{*1:} The power supply current is measured at the external clock.


In the case of the MB89PV630, the current consumed by the connected EPROM and ICE is not counted.

4. AC Characteristics

(1) Reset Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Condition	Valu	ue	Unit	Remarks
Farameter	Syllibol	Condition	Min.	Max.	Oilit	Remarks
RST "L" pulse width	t zlzh	_	48 theyl	_	ns	




^{*2:} For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics".

(9) Serial I/O Timing

(Vcc = 5.0 V±10%, FcH = 10 MHz, AVss = Vss= 0.0 V, TA = -40° C to +85°C)


Doromotor	Symbol Pin name		Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Fill flame	Condition	Min.	Max.	Offic	Remarks
Serial clock cycle time	tscyc	SCK1, UCK1, UCK2		2 tinst*	_	μs	
$\begin{array}{c} SCK1 \downarrow \to SO1 \; time \\ UCK1 \downarrow \to UO1 \; time \\ UCK2 \downarrow \to UO2 \; time \end{array}$	tslov	SCK1, SO1 UCK1, UO1 UCK2, UO2	Internal	-200	200	ns	
Valid SI1 → SCK1 ↑ Valid UI1 → UCK1 ↑ Valid UI2 → UCK2 ↑	t ivsH	SI1, SCK1 UI1, UCK1 UI2, UCK2	shift clock mode	1/2 t inst*	_	μs	
$\begin{array}{c} SCK1 \uparrow \to valid \; SI1 \; hold \; time \\ UCK1 \uparrow \to valid \; UI1 \; hold \; time \\ UCK2 \uparrow \to valid \; UI2 \; hold \; time \\ \end{array}$	t shix	SCK1, SI1 UCK1, UI1 UCK2, UI2		1/2 t inst*	_	μs	
Serial clock "H" pulse width	t shsl	SCK1, UCK1, UCK2		1 tinst*	_	μs	
Serial clock "L" pulse width	t slsh	SCK1, UCK1, UCK2		1 tinst*	_	μs	
$\begin{array}{c} SCK1 \downarrow \to SO1 \; time \\ UCK1 \downarrow \to UO1 \; time \\ UCK2 \downarrow \to UO2 \; time \end{array}$	tslov	SCK1, SO1 UCK1, UO1 UCK2, UO2	External shift clock mode	0	200	ns	
Valid SI1 → SCK1 ↑ Valid UI1 → UCK1 ↑ Valid UI2 → UCK2 ↑	t ivsH	SI1, SCK1 UI1, UCK1 UI2, UCK2		1/2 t inst*	_	μs	
$\begin{array}{c} SCK1 \downarrow \to valid \; SI1 \; hold \; time \\ UCK1 \downarrow \to valid \; UI1 \; hold \; time \\ UCK2 \downarrow \to valid \; UI2 \; hold \; time \\ \end{array}$	t shix	SCK1, SI1 UCK1, UI1 UCK2, UI2		1/2 t _{inst} *	_	μs	

^{*:} For information on t_{inst}, see "(4) Instruction Cycle".



6. A/D Converter Glossary

- Resolution
 - Analog changes that are identifiable with the A/D converter
- Linearity error
 - The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics
- · Differential linearity error
 - The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB)
 - The difference between theoretical and actual conversion values caused by the zero transition error, full-scale transition error, linearity error, quantization error, and noise




(Continued)

7. Notes on Using A/D Converter

• Input impedance of the analog input pins

The output impedance of the external circuit for the analog input must satisfy the following conditions. If the output impedance of the external circuit is too high, an analog voltage sampling time might be insufficient (sampling time = 6 μ s at 10 MHz oscillation.) Therefore, it is recommended to keep the output impedance of the external circuit below 10 k Ω .




Error


The smaller the | AVR-AVss |, the greater the error would become relatively.

■ MASK OPTIONS

No.	Part number	Part number MB89635R MB89637R MB89637R MB89637R Specifying procedure Specify when ordering masking Set with EPROM programmer		MB89PV630
NO.	Specifying procedure			Setting not possible
1	Pull-up resistors P00 to P07, P10 to P17, P30 to P37, P40 to P43, P50 to P53, P72 to P74	Selectable by pin	Can be set per pin*	Fixed to "without pull-up resistor"
2	Power-on reset Selection With power-on reset Without power-on reset	Selectable	Setting possible	Fixed to "with power-on reset"
3	Selection of the main clock oscillation stabilization time (at 10 MHz) 218/FcH (Approx. 26.2 ms) 217/FcH (Approx. 13.1 ms) 214/FcH (Approx. 1.6 ms) 24/FcH (Approx. 1.6 μs) FcH: Main clock frequency	Selectable	Setting possible	Fixed to 2 ¹⁸ /F _{CH} (Approx. 26.2 ms)
4	Reset pin output Reset output provided No reset output	Selectable	Setting possible	Fixed to "with reset output"
5	Single/dual-clock system option Single clock Dual clock	Selectable	Setting possible	MB89PV630-101 Single-clock system MB89PV630-102 Dual-clock systems

^{*:} For P50 to P53, fixed to "Without pull-up resistor."





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

53

