

Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-8L
Core Size	8-Bit
Speed	10MHz
Connectivity	EBI/EMI, Serial I/O, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	53
Program Memory Size	16KB (16K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 6V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-BQFP
Supplier Device Package	64-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb89635rpf-g-1489e1

MB89630R Series

(Continued)

- UART
CLK-synchronous/CLK-asynchronous data transfer capable (6, 7, and 8 bits)
- Serial interface
Switchable transfer direction to allows communication with various equipment.
- 10-bit A/D converter
Start by an external input capable
- External interrupt: 4 channels
Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).
- Low-power consumption modes
Stop mode (Oscillation stops to minimize the current consumption.)
Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)
Subclock mode
Watch mode
- Bus interface function
With hold and ready function

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89P637, the program area starts from address 8007_H but on the MB89PV630 and MB89637R starts from 8000_H.

(On the MB89P637, addresses 8000_H to 8006_H comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV630/MB89637R, addresses 8000_H to 8006_H could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P637.)

- The stack area, etc., is set at the upper limit of the RAM.
- The external area is used.

2. Current Consumption

- In the case of the MB89PV630, add the current consumed by the EPROM which connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM. However, the current consumption in sleep/stop modes is the same. (For more information, see sections “■ Electrical Characteristics” and “■ Example Characteristics”.)

3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.

Before using options check section “■ Mask Options”.

Take particular care on the following points:

- A pull-up resistor cannot be set for P50 to P53 on the MB89P637.
- Options are fixed on the MB89PV630.


4. Differences between the MB89630 and MB89630R Series

- Memory access area

There are no difference between the access area of MB89635/MB89635R, and that of MB89637/MB89637R. The access area of MB89636 is different from that of the MB89636R when using in external bus mode.

Address	Memory area	
	MB89636	MB89636R
0000 _H to 007F _H	I/O area	I/O area
0080 _H to 037F _H	RAM area	RAM area
0380 _H to 047F _H	External area	Access prohibited
0480 _H to 7FFF _H		External area
8000 _H to 9FFF _H		Access prohibited
A000 _H to FFFF _H	ROM area	ROM area

PIN ASSIGNMENT



MB89630R Series

- External EPROM pins (MB89PV630 only)

Pin no.		Pin name	I/O	Function
MDIP	MQFP			
65	66	V _{PP}	O	"H" level output pin
66	67	A12	O	Address output pins
67	68	A7		
68	69	A6		
69	70	A5		
70	71	A4		
71	72	A3		
72	73	A2		
73	74	A1		
74	75	A0		
75	77	O1	I	Data input pins
76	78	O2		
77	79	O3		
78	80	V _{SS}	O	Power supply (GND) pin
79	82	O4	I	Data input pins
80	83	O5		
81	84	O6		
82	85	O7		
83	86	O8		
84	87	\overline{CE}	O	ROM chip enable pin Outputs "H" during standby.
85	88	A10	O	Address output pin
86	89	\overline{OE}	O	ROM output enable pin Outputs "L" at all times.
87	91	A11	O	Address output pins
88	92	A9		
89	93	A8		
90	94	A13		
91	95	A14	O	
92	96	V _{CC}	O	EPROM power supply pin
—	65 76 81 90	N.C.	—	Internally connected pins Be sure to leave them open.

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	<p>Standby control signal</p>	<ul style="list-style-type: none"> • Crystal or ceramic oscillation type (main clock) • External clock input selection versions of MB89PV630, MB89P637, MB89635R, MB89636R, and MB89637R • At an oscillation feedback resistor of approximately $1\text{ M}\Omega@5.0\text{ V}$
B	<p>Standby control signal</p>	<ul style="list-style-type: none"> • Crystal or ceramic oscillation type (subclock) • MB89PV630, MB89P637, MB89635R, MB89636R, and MB89637R with dual-clock system • At an oscillation feedback resistor of approximately $4.5\text{ M}\Omega@5.0\text{ V}$
C		<ul style="list-style-type: none"> • At an output pull-up resistor (P-ch) of approximately $50\text{ k}\Omega@5.0\text{ V}$ • Hysteresis input
D		
E		<ul style="list-style-type: none"> • Hysteresis input • Pull-up resistor optional (except P70 and P71)
F		<ul style="list-style-type: none"> • CMOS output • CMOS input • Pull-up resistor optional (except P22 and P23)

(Continued)


■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20CZ, MBM27C256A-20TV

2. Memory Space

Memory space in each mode, such as 32-Kbyte PROM, option area is diagrammed below.



3. Programming to the EPROM


- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

MB89630R Series


2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

- Program counter (PC): A 16-bit register for indicating the instruction storage positions
- Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
- Temporary accumulator (T): A16-bit register which performs arithmetic operations with the accumulator
When the instruction is an 8-bit data processing instruction, the lower byte is used.
- Index register (IX): A16-bit register for index modification
- Extra pointer (EP): A16-bit pointer for indicating a memory address
- Stack pointer (SP): A16-bit register for indicating a stack area
- Program status (PS): A16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



■ I/O MAP

Address	Read/write	Register name	Register description
00H	(R/W)	PDR0	Port 0 data register
01H	(W)	DDR0	Port 0 data direction register
02H	(R/W)	PDR1	Port 1 data register
03H	(W)	DDR1	Port 1 data direction register
04H	(R/W)	PDR2	Port 2 data register
05H	(W)	BCTR	External bus pin control register
06H	Vacancy		
07H	(R/W)	SYCC	System clock control register
08H	(R/W)	STBC	System clock control register
09H	(R/W)	WDTE	Watchdog timer control register
0AH	(R/W)	TBCR	Timebase timer control register
0BH	(R/W)	WPCR	Watch prescaler control register
0CH	(R/W)	CHG3	Port 3 switching register
0DH	(R/W)	PDR3	Port 3 data register
0EH	(W)	DDR3	Port 3 data direction register
0FH	(R/W)	PDR4	Port 4 data register
10H	(W)	DDR4	Port 4 data direction register
11H	(R/W)	BUZR	Buzzer register
12H	(R/W)	PDR5	Port 5 data register
13H	(R/W)	PDR6	Port 6 data register
14H	(R)	PDR7	Port 7 data register
15H	(R/W)	PCR1	PWC pulse width control register 1
16H	(R/W)	PCR2	PWC pulse width control register 2
17H	(R/W)	RLBR	PWC reload buffer register
18H	(R/W)	TMCR	16-bit timer control register
19H	(R/W)	TCHR	16-bit timer count register (H)
1AH	(R/W)	TCLR	16-bit timer count register (L)
1BH	Vacancy		
1CH	(R/W)	SMR1	Serial mode register
1DH	(R/W)	SDR1	Serial data register
1EH	Vacancy		
1FH	Vacancy		

(Continued)

MB89630R Series

(Continued)

Address	Read/write	Register name	Register description
20 _H	(R/W)	ADC1	A/D converter control register 1
21 _H	(R/W)	ADC2	A/D converter control register 2
22 _H	(R/W)	ADDH	A/D converter data register (H)
23 _H	(R/W)	ADDL	A/D converter data register (L)
24 _H	(R/W)	EIC1	External interrupt control register 1
25 _H	(R/W)	EIC2	External interrupt control register 2
26 _H	Vacancy		
27 _H	Vacancy		
28 _H	(R/W)	CNTR1	PWM timer control register 1
29 _H	(R/W)	CNTR2	PWM timer control register 2
2A _H	(R/W)	CNTR3	PWM timer control register 3
2B _H	(W)	COMR1	PWM timer compare register 1
2C _H	(W)	COMR2	PWM timer compare register 2
2D _H	(R/W)	SMC	UART serial mode control register
2E _H	(R/W)	SRC	UART serial rate control register
2F _H	(R/W)	SSD	UART serial status/data register
30 _H	(R) (W)	SIDR SODR	UART serial input data control register UART serial output data control register
31 _H to 7B _H	Vacancy		
7C _H	(W)	ILR1	Interrupt level setting register 1
7D _H	(W)	ILR2	Interrupt level setting register 2
7E _H	(W)	ILR3	Interrupt level setting register 3
7F _H	Vacancy		

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

($AV_{SS} = V_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	V_{CC}	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	*
	AV_{CC}	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	*
A/D converter reference input voltage	AVR	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	AVR must not exceed " $AV_{CC} + 0.3\text{ V}$ ".
Input voltage	V_i	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	Except P50 to P53
	V_{i2}	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	P50 to P53
Output voltage	V_o	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	Except P50 to P53
	V_{o2}	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	P50 to P53
"L" level maximum output current	I_{OL}	—	20	mA	
"L" level average output current	I_{OLAV}	—	4	mA	Average value (operating current \times operating rate)
"L" level total maximum output current	ΣI_{OL}	—	100	mA	
"L" level total average output current	ΣI_{OLAV}	—	40	mA	Average value (operating current \times operating rate)
"H" level maximum output current	I_{OH}	—	-20	mA	
"H" level average output current	I_{OHAV}	—	-4	mA	Average value (operating current \times operating rate)
"H" level total maximum output current	ΣI_{OH}	—	-50	mA	
"H" level total average output current	ΣI_{OHAV}	—	-20	mA	Average value (operating current \times operating rate)
Power consumption	P_D	—	500	mW	
Operating temperature	T_A	-40	+85	$^{\circ}\text{C}$	
Storage temperature	T_{stg}	-55	+150	$^{\circ}\text{C}$	

* : Use AV_{CC} and V_{CC} set at the same voltage.

Take care so that AV_{CC} does not exceed V_{CC} , such as when power is turned on.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

MB89630R Series


2. Recommended Operating Conditions

(AV_{SS} = V_{SS} = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max		
Power supply voltage	V _{CC}	2.2*	6.0*	V	Normal operation assurance range* MB89635R/636R/637R
		2.7*	6.0*	V	Normal operation assurance range* MB89PV630/P637
	AV _{CC}	1.5	6.0	V	Retains the RAM state in stop mode
A/D converter reference input voltage	AVR	3.0	AV _{CC}	V	
Operating temperature	T _A	-40	+85	°C	

* : These values vary with the operating frequency, instruction cycle, and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics".

Figure 1 Operating Voltage vs. Main Clock Operating Frequency



Note: The shaded area is assured only for the MB89635R/636R/637R.

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/F_{CH}. Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

MB89630R Series

3. DC Characteristics

($V_{CC} = V_{CC} = 5.0\text{ V}$, $V_{SS} = V_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
“H” level input voltage	V_{IH1}	P00 to P07, P10 to P17, P22, P23, P31, P34, P37, P41, P43, P51 to P53	—	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	P51 to P53 with pull-up resistor
	V_{IH2}	P51 to P53		$0.7 V_{CC}$	—	$V_{SS} + 6.0$	V	Without pull-up resistor
	V_{IHS}	\overline{RST} , MOD0, MOD1, P30, P32, P33, P35, P36, P40, P42, P50, P72 to P74		$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	P50 with pull-up resistor
	V_{IHS2}	P50, P70, P71		$0.8 V_{CC}$	—	$V_{SS} + 6.0$	V	Without pull-up resistor
“L” level input voltage	V_{IL}	P00 to P07, P10 to P17, P22, P23, P31, P34, P37, P41, P43	—	$V_{SS} - 0.3$	—	$0.3 V_{CC}$	V	
	V_{ILS}	P30, P32, P33, P35, P36, P40, P42, P50 to P53, P70 to P74, \overline{RST} , MOD0, MOD1		$V_{SS} - 0.3$	—	$0.2 V_{CC}$	V	
Open-drain output pin application voltage	V_D	P50 to P53	—	$V_{SS} - 0.3$	—	$V_{SS} + 6.0$	V	
“H” level output voltage	V_{OH}	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43	$I_{OH} = -2.0\text{ mA}$	4.0	—	—	V	
“L” level output voltage	V_{OL}	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43, P50 to P53, P60 to P67, \overline{RST}	$I_{OL} = 4.0\text{ mA}$	—	—	0.4	V	
Input leakage current (Hi-z output leakage current)	I_{LI}	P00 to P07, P10 to P17, P20 to P23, P30 to P37, P40 to P43, P50 to P53, P70 to P74, MOD0, MOD1	$0.0\text{ V} < V_I < V_{CC}$	—	—	± 5	μA	Without pull-up resistor

(Continued)

MB89630R Series

($AV_{CC} = V_{CC} = 5.0\text{ V}$, $AV_{SS} = V_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks	
				Min.	Typ.	Max.			
Pull-up resistance	R_{PULL}	P00 to P07, P10 to P17, P30 to P37, P40 to P43, P50 to P53, P72 to P74	$V_I = 0.0\text{ V}$	25	50	100	$k\Omega$	With pull-up resistor	
Power supply current ¹	I_{CC1}	V_{CC}	$F_{CH} = 10\text{ MHz}$ $V_{CC} = 5.0\text{ V}$ $t_{inst}^{*2} = 0.4\ \mu\text{s}$	—	12	20	mA		
	I_{CC2}		$F_{CH} = 10\text{ MHz}$ $V_{CC} = 3.0\text{ V}$ $t_{inst}^{*2} = 6.4\ \mu\text{s}$	—	1.0	2	mA	MB89635R/ 636R/637R/ PV630	
			—	1.5	2.5	mA	MB89P637		
	I_{CCS1}		Sleep mode	$F_{CH} = 10\text{ MHz}$ $V_{CC} = 5.0\text{ V}$ $t_{inst}^{*2} = 0.4\ \mu\text{s}$	—	3	7	mA	
				$F_{CH} = 10\text{ MHz}$ $V_{CC} = 3.0\text{ V}$ $t_{inst}^{*2} = 6.4\ \mu\text{s}$	—	0.5	1.5	mA	
	I_{CCL}		Subclock mode	$F_{CL} = 32.768\text{ kHz}$, $V_{CC} = 3.0\text{ V}$	—	50	100	μA	MB89635R/ 636R/637R/ PV630
				Subclock mode	—	500	700	μA	MB89P637
	I_{CCLS}		Subclock sleep mode	$F_{CL} = 32.768\text{ kHz}$, $V_{CC} = 3.0\text{ V}$	—	25	50	μA	
	I_{CCT}		• Watch mode • Main clock stop mode at dual-clock system	$F_{CL} = 32.768\text{ kHz}$, $V_{CC} = 3.0\text{ V}$	—	3	15	μA	
I_{CCH}	• Subclock stop mode • Main clock stop mode at single-clock system	$T_A = +25^\circ\text{C}$	—	—	1	μA			

(Continued)


(2) Specification for Power-on Reset

($A_{V_{SS}} = V_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min.	Max.		
Power supply rising time	t_{r}	—	—	50	ms	Power-on reset function only
Power supply cut-off time	t_{OFF}		1	—	ms	Min. interval time for the next power-on reset

Note: Make sure that power supply rises within the selected oscillation stabilization time.

If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



(3) Clock Timing

($A_{V_{SS}} = V_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Clock frequency	F_{CH}	X0, X1	—	1	—	10	MHz	
	F_{CL}	X0A, X1A		—	32.768	—	kHz	
Clock cycle time	t_{HCYL}	X0, X1		100	—	1000	ns	
	t_{LCYL}	X0A, X1A		—	30.5	—	μs	
Input clock pulse width	P_{WH} P_{WL}	X0		20	—	—	ns	External clock
	P_{WLH} P_{WLL}	X0A		—	15.2	—	μs	External clock
Input clock rising/ falling time	t_{CR} t_{CF}	X0	—	—	10	ns	External clock	


MB89630R Series

(6) Bus Read Timing

($V_{CC} = 5.0 V \pm 10\%$, 10 MHz, $A_{VSS} = V_{SS} = 0.0 V$, $T_A = -40^\circ C$ to $+85^\circ C$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Valid address $\rightarrow \overline{RD} \downarrow$ time	t_{AVRL}	\overline{RD} , A15 to A08, AD7 to AD0	—	$1/4 t_{inst}^* - 64$ ns	—	μs	
\overline{RD} pulse width	t_{RLRH}	\overline{RD}		$1/2 t_{inst}^* - 20$ ns	—	μs	
Valid address \rightarrow data read time	t_{AVDV}	AD7 to AD0, A15 to A08		$1/2 t_{inst}^*$	200	μs	No wait
$\overline{RD} \downarrow \rightarrow$ data read time	t_{RLDV}	\overline{RD} , AD7 to AD0		$1/2 t_{inst}^* - 80$ ns	120	μs	No wait
$\overline{RD} \uparrow \rightarrow$ data hold time	t_{RHDX}	AD7 to AD0, \overline{RD}		0	—	μs	
$\overline{RD} \uparrow \rightarrow$ ALE \uparrow time	t_{RHLH}	\overline{RD} , ALE		$1/4 t_{inst}^* - 40$ ns	—	μs	
$\overline{RD} \uparrow \rightarrow$ address loss time	t_{RHAX}	\overline{RD} , A15 to A08		$1/4 t_{inst}^* - 40$ ns	—	μs	
$\overline{RD} \downarrow \rightarrow$ CLK \uparrow time	t_{RLCH}	\overline{RD} , CLK		$1/4 t_{inst}^* - 40$ ns	—	μs	
CLK $\downarrow \rightarrow \overline{RD} \uparrow$ time	$t_{CLR H}$	\overline{RD} , CLK		0	—	ns	
$\overline{RD} \downarrow \rightarrow$ BUFC \downarrow time	t_{RLBL}	\overline{RD} , BUFC		-5	—	μs	
BUFC $\uparrow \rightarrow$ valid address time	t_{BHAV}	A15 to A08, AD7 to AD0, BUFC	5	—	μs		

* : For information on t_{inst} , see "(4) Instruction Cycle".




MB89630R Series

(8) Ready Input Timing

($V_{CC} = 5.0\text{ V} \pm 10\%$, $F_{CH} = 10\text{ MHz}$, $A_{VSS} = V_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
RDY valid \rightarrow CLK \uparrow time	t_{YVCH}	RDY, CLK	—	60	—	ns	*
CLK \uparrow \rightarrow RDY loss time	t_{CHYX}			0	—	ns	*

* : This characteristics are also applicable to the read cycle.



(9) Serial I/O Timing

($V_{CC} = 5.0 V \pm 10\%$, $F_{CH} = 10 \text{ MHz}$, $AV_{SS} = V_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Serial clock cycle time	t _{SCYC}	SCK1, UCK1, UCK2	Internal shift clock mode	2 t _{inst} *	—	μs	
SCK1 ↓ → SO1 time UCK1 ↓ → UO1 time UCK2 ↓ → UO2 time	t _{SLOV}	SCK1, SO1 UCK1, UO1 UCK2, UO2		-200	200	ns	
Valid SI1 → SCK1 ↑ Valid UI1 → UCK1 ↑ Valid UI2 → UCK2 ↑	t _{IVSH}	SI1, SCK1 UI1, UCK1 UI2, UCK2		1/2 t _{inst} *	—	μs	
SCK1 ↑ → valid SI1 hold time UCK1 ↑ → valid UI1 hold time UCK2 ↑ → valid UI2 hold time	t _{SHIX}	SCK1, SI1 UCK1, UI1 UCK2, UI2		1/2 t _{inst} *	—	μs	
Serial clock "H" pulse width	t _{SHSL}	SCK1, UCK1, UCK2	External shift clock mode	1 t _{inst} *	—	μs	
Serial clock "L" pulse width	t _{LSLH}	SCK1, UCK1, UCK2		1 t _{inst} *	—	μs	
SCK1 ↓ → SO1 time UCK1 ↓ → UO1 time UCK2 ↓ → UO2 time	t _{SLOV}	SCK1, SO1 UCK1, UO1 UCK2, UO2		0	200	ns	
Valid SI1 → SCK1 ↑ Valid UI1 → UCK1 ↑ Valid UI2 → UCK2 ↑	t _{IVSH}	SI1, SCK1 UI1, UCK1 UI2, UCK2		1/2 t _{inst} *	—	μs	
SCK1 ↓ → valid SI1 hold time UCK1 ↓ → valid UI1 hold time UCK2 ↓ → valid UI2 hold time	t _{SHIX}	SCK1, SI1 UCK1, UI1 UCK2, UI2		1/2 t _{inst} *	—	μs	


* : For information on t_{inst}, see "(4) Instruction Cycle".

(10) Peripheral Input Timing

($V_{CC} = 5.0 V \pm 10\%$, $A_{V_{SS}} = V_{SS} = 0.0 V$, $T_A = -40^\circ C$ to $+85^\circ C$)

Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min.	Max.		
Peripheral input "H" pulse width 1	t_{LIH1}	PWC, INT0 to INT3, EC	$2 t_{inst}^*$	—	μs	
Peripheral input "L" pulse width 1	t_{HIL1}		$2 t_{inst}^*$	—	μs	
Peripheral input "H" pulse width 2	t_{LIH2}	ADST	$2^8 t_{inst}^*$	—	μs	A/D mode
Peripheral input "L" pulse width 2	t_{HIL2}		$2^8 t_{inst}^*$	—	μs	A/D mode
Peripheral input "H" pulse width 3	t_{LIH3}	ADST	$2^8 t_{inst}^*$	—	μs	Sense mode
Peripheral input "L" pulse width 3	t_{HIL3}		$2^8 t_{inst}^*$	—	μs	Sense mode

* : For information on t_{inst} , see "(4) Instruction Cycle".




MB89630R Series

5. A/D Converter Electrical Characteristics


($AV_{CC} = V_{CC} = 3.5 \text{ V to } 6.0 \text{ V}$, $F_{CH} = 10 \text{ MHz}$, $AV_{SS} = V_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C to } +85^\circ\text{C}$)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min.	Typ.	Max.		
Resolution	—	—	—	—	10	bit	At $AV_{CC} = V_{CC}$
Linearity error			—	—	± 2.0	LSB	
Differential linearity error			—	—	± 1.5	LSB	
Total error			—	—	± 3.0	LSB	
Zero transition voltage	V_{OT}	AN0 to AN7	$AV_{SS} - 1.5 \text{ LSB}$	$AV_{SS} + 0.5 \text{ LSB}$	$AV_{SS} + 2.5 \text{ LSB}$	V	
Full-scale transition voltage	V_{FST}		$AVR - 3.5 \text{ LSB}$	$AVR - 1.5 \text{ LSB}$	$AVR + 0.5 \text{ LSB}$	V	
Interchannel disparity	—	—	—	—	4	LSB	At 10 MHz oscillation
A/D mode conversion time			—	13.2	—	μs	
Analog port input current	I_{AIN}	AN0 to AN7	—	—	10	μA	
Analog input voltage	—		0.0	—	AVR	V	
Reference voltage	—	—	0.0	—	AV_{CC}	V	
Reference voltage supply current	I_R	—	—	200	—	μA	AVR = 5.0 V

(Continued)



(MDP-64C-P02)



Please confirm the latest Package dimension by following URL.
<http://edevice.fujitsu.com/package/en-search/>