



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	60
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.5K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 47x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f67k40-e-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: DE	<b>VICE FEATURES</b>
---------------	----------------------

Features	PIC18(L)F65K40	PIC18(L)F66K40	PIC18(L)F67K40			
Program Memory (Bytes)	32768	65536	131072			
Program Memory (Instructions)	16384	32768	65536			
Data Memory (Bytes)	2048	3562	3562			
Data EEPROM Memory (Bytes)	1024	1024	1024			
I/O Ports	A,B,C,D,E,F,G,H	A,B,C,D,E,F,G,H	A,B, C,D,E,F,G,H			
Capture/Compare/PWM Modules (CCP)		5				
10-Bit Pulse-Width Modulator (PWM)		2				
10-Bit Analog-to-Digital Module (ADC <sup>2</sup> )		4 internal				
with Computation Accelerator						
Packages		64-pin TQFP 64-pin QFN				
Interrupt Sources		56				
Timers (16-/8-bit)		5/4				
Sorial Communications		2 MSSP,				
		5 EUSART				
Enhanced Complementary Waveform Generator (ECWG)	1					
Signal Measurement Timer (SMT)		2				
Comparators		3				
Zero-Cross Detect (ZCD)		1				
Data Signal Modulator (DSM)		1				
Peripheral Pin Select (PPS)		Yes				
Peripheral Module Disable (PMD)		Yes				
16-bit CRC with NVMSCAN		Yes				
Programmable High/Low-Voltage Detect (HLVD)		Yes				
Programmable Brown-out Reset (BOR)		Yes				
		POR, BOR,				
		RESET Instruction,				
Resets (and Delays)	Stack Overflow,					
		Stack Underflow				
		(PWRI, UST),				
		75 Instructions:				
Instruction Set	83 with	Extended Instruction Set	enabled			
Operating Frequency		DC – 64 MHz				

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR7MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all o	ther Resets
'1' = Bit is set	t	'0' = Bit is clea	ared	q = Value dep	ends on condit	ion	
bit 7	TMR7MD: Di	sable Timer TN	IR7 bit				
	1 = TMR7 m	odule disabled					
	0 = TMR7 m	odule enabled					
bit 6	TMR6MD: Di	sable Timer TN	IR6 bit				
	1 = TMR6 m	odule disabled					
	0 = TMR6 m	iodule enabled					
bit 5	TMR5MD: Di	sable Timer TN	IR5 bit				
	1 = IMR5 m	iodule disabled					
L:1 4		iodule enabled					
DIT 4		sable limer liv	IR4 DIt				
	1 = 1MR4 m						
hit 2			ID2 hit				
DIL 3	1 = TMR3 m						
	0 = TMR3 m	odule enabled					
bit 2	TMR2MD: Di	sable Timer TM	IR2 bit				
5112	1 = TMR2 m	odule disabled					
	0 = TMR2 m	odule enabled					
bit 1	TMR1MD: Di	sable Timer TN	IR1 bit				
	1 = TMR1 m	odule disabled					
	0 = TMR1 m	odule enabled					
bit 0	TMR0MD: Di	sable Timer TM	IR0 bit				
	1 = TMR0 m	odule disabled					
	0 = IMR0 m	odule enabled					

#### REGISTER 7-2: PMD1: PMD CONTROL REGISTER 1

Der	Address	Device						
Reg.	(from/to)	PIC18(L)F65K40	PIC18(L)F66K40	PIC18(L)F67K40				
	00 0000h	Boot Block 1 KW	Boot Block 1 KW	Boot Block 1 KW				
	00 07FFh	CP, WRTB, EBTRB	CP WRTB, EBTRB	CP WRTB, EBTRB				
	00 0800h	Block 0 3 KW	Plack 0	Block 0				
	00 1FFFh	CP, WRIU, EBIRU	7 KW	7 KW				
	00 2000h	Block 1 4 KW	CP, WRT0, EBTR0	CP, WRT0, EBTR0				
	00 3FFFh	CP, WRT1, EBTR1						
	00 4000h	Block 2 4 KW						
	00 5FFFh	CP, WRT2, EBTR2	Block 1	Block 1				
	00 6000h	Block 3 4 KW	8 KW CP, WRT1, EBTR1	8 KW CP, WRT1, EBTR1				
	00 7FFFh	CP, WRT3, EBTR3						
DEM	00 8000h		Block 2 8 KW	Block 2 8 KW				
F T WI	00 BFFFh		CP, WRT2, EBTR2	CP, WRT2, EBTR2				
	00 C000h		Block 3	Block 3				
	00 FFFFh		8 KW CP, WRT3, EBTR3	8 KW CP, WRT3, EBTR3				
	01 0000h 01 3FFFh			Block 4 8 KW CP, WRT4, EBTR4				
	01 4000h	Not present		Plack 5				
	01 7FFFh			8 KW CP, WRT5, EBTR5				
	01 8000h		Not present	Block 6				
	01 BFFFh			8 KW CP, WRT6, EBTR6				
	01 C000h			Block 7				
	01 FFFFh			8 KW CP, WRT7, EBTR7				
	30 0000h							
CONFIG			6 Words WRTC					
	30 000Bh							
	31 0000h							
Data EFPROM	31 00FFh		1 KW					
	31 0100h		CPD, WRTD					
	31 03FFh							

TABLE 10-2: MEMORY MAP AND CODE PROTECTION CONTROL

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
FFFh	TOSU	—	—	—		Top of Stac	k Upper byte (1	TOS<20:16>)		xxxxx
FFEh	TOSH			Тс	op of Stack High	byte (TOS<15	i:8>)			xxxxxxx
FFDh	TOSL			Т	op of Stack Low	v byte (TOS<7:	0>)			xxxxxxxx
FFCh	STKPTR	—	—	—			STKPTR<4:0>			000000
FFBh	PCLATU	—	—	—		Holding	Register for P	C<20:16>		00000
FFAh	PCLATH				Holding Regist	er for PC<15:8	>			00000000
FF9h	PCL				PC Low by	te (PC<7:0>)				00000000
FF8h	TBLPTRU	—	—		Program	Memory Table	Pointer (TBLPT	R<21:16>)		000000
FF7h	TBLPTRH			Program	Memory Table	Pointer (TBLP	TR<15:8>)			00000000
FF6h	TBLPTRL			Program	n Memory Table	Pointer (TBLF	PTR<7:0>)			00000000
FF5h	TABLAT				TAE	BLAT				00000000
FF4h	PRODH				Product Reg	ister High byte				xxxxxxxx
FF3h	PRODL				Product Reg	ister Low byte				xxxxxxxx
FF2h	INTCON	GIE/GIEH	PEIE/GIEL	IPEN	_	INT3EDG	INT2EDG	INT1EDG	INT0EDG	000-1111
FF1h	—		l.	L	Unimpl	emented	L	L	L	—
FF0h	—				Unimpl	emented				—
FEFh	INDF0	Uses	contents of FS	R0 to address	data memory –	value of FSR0	not changed (n	ot a physical re	egister)	
FEEh	POSTINC0	Uses co	ntents of FSR	) to address da	ta memory – va	lue of FSR0 po	ost-incremented	(not a physica	l register)	
FEDh	POSTDEC0	Uses co	ntents of FSR0	) to address dat	ta memory – va	lue of FSR0 po	st-decremented	l (not a physica	l register)	
FECh	PREINC0	Uses co	ontents of FSR	0 to address da	ata memory – va	alue of FSR0 p	re-incremented	(not a physical	register)	
FEBh	PLUSW0	Uses conten	ts of FSR0 to a	address data m	emory – value c FSR0 of	of FSR0 pre-inc fset by W	remented (not a	a physical regis	ter) – value of	
FEAh	FSR0H	—	—	-	-	Indired	t Data Memory	Address Pointe	er 0 High	xxxx
FE9h	FSR0L			Indired	ct Data Memory	Address Point	er 0 Low			xxxxxxx
FE8h	WREG				Working	Register				xxxxxxxx
FE7h	INDF1	Uses	contents of FS	R0 to address	data memory –	value of FSR1	not changed (n	ot a physical re	egister)	
FE6h	POSTINC1	Uses co	ntents of FSR	) to address da	ta memory – va	lue of FSR1 po	ost-incremented	(not a physica	l register)	
FE5h	POSTDEC1	Uses co	ntents of FSR0	) to address dat	ta memory – va	lue of FSR1 po	st-decremented	l (not a physica	Il register)	
FE4h	PREINC1	Uses co	ontents of FSR	0 to address da	ata memory – va	alue of FSR1 p	re-incremented	(not a physical	register)	
FE3h	PLUSW1	Uses conten	ts of FSR0 to a	address data m	emory – value o FSR0 of	of FSR1 pre-inc	remented (not a	a physical regis	ter) – value of	

### TABLE 10-5: REGISTER FILE SUMMARY FOR PIC18(L)F6XK40 DEVICES

 $\textbf{Legend:} \qquad x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition$ 

Note 1: Not available on LF devices.

#### 11.1.3 READING THE PROGRAM FLASH MEMORY

The TBLRD instruction retrieves data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation. The CPU operation is suspended during the read, and it resumes immediately after. From the user point of view, TABLAT is valid in the next instruction cycle.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 11-4 shows the interface between the internal program memory and the TABLAT.

#### FIGURE 11-4: READS FROM PROGRAM FLASH MEMORY



#### EXAMPLE 11-1: READING A PROGRAM FLASH MEMORY WORD

	NOTITI			The dimptomp of the black being
	MOVLW	CODE_ADDR_UPPER	;	Load TELPTR with the base
	MOVWF	TBLPTRU	;	address of the word
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
READ_WORD				
	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment
	MOVFW	TABLAT, W	;	get data
	MOVF	WORD_ODD		

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
	LADR<7:0> <sup>(1, 2)</sup>									
bit 7	bit 7 bit 0									
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'				
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other R			other Resets			
'1' = Bit is set		'0' = Bit is clea	ared							

#### REGISTER 13-14: SCANLADRL: SCAN LOW ADDRESS LOW BYTE REGISTER

## bit 7-0 LADR<7:0>: Scan Start/Current Address bits<sup>(1, 2)</sup> Least Significant bits of the current address to be fetched from, value increments on each fetch of memory

- **Note 1:** Registers SCANLADRU/H/L form a 22-bit value, but are not guarded for atomic or asynchronous access; registers should only be read or written while SCANGO = 0 (SCANCON0 register).
  - 2: While SCANGO = 1 (SCANCON0 register), writing to this register is ignored.

#### REGISTER 13-15: SCANHADRU: SCAN HIGH ADDRESS UPPER BYTE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
—	—		HADR<21:16>						
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented:	Read	as '	'0'
---------	----------------	------	------	-----

bit 5-0 **HADR<21:16>:** Scan End Address bits<sup>(1, 2)</sup> Upper bits of the address at the end of the designated scan

- **Note 1:** Registers SCANHADRU/H/L form a 22-bit value but are not guarded for atomic or asynchronous access; registers should only be read or written while SCANGO = 0 (SCANCON0 register).
  - 2: While SCANGO = 1 (SCANCON0 register), writing to this register is ignored.

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
—	—	SMT2PWAIF	SMT2PRAIF	SMT2IF	SMT1PWAIF	SMT1PRAIF	SMT1IF
bit 7							bit 0
Legend:							
R = Readable b	pit	W = Writable I	oit	U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	inged	x = Bit is unkn	own	-n/n = Value a	at POR and BOF	R/Value at all ot	ner Resets
'1' = Bit is set		'0' = Bit is clea	ared	HS = Bit is se	et in hardware		
bit 7-6	Unimplement	ted: Read as '0	,				
bit 5	SMT2PWAIF:	SMT2 Pulse W	/idth Acquisitio	n Interrupt Fla	g bit		
	1 = Interrupt	has occurred (r	nust be cleared	d by software)	-		
	0 = Interrupt	event has not o	ccurred				
bit 4	SMT2PRAIF:	SMT2 Period A	cquisition Inte	rrupt Flag bit			
	1 = Interrupt	has occurred (r	nust be cleared	d by software)			
	0 = Interrupt	event has not o	ccurred				
bit 3	SMT2IF: SMT	2 Interrupt Flag	) bit				
	1 = Interrupt $1 =$	has occurred (r	nust be cleared	d by software)			
hit 0			lidth Acquisitio	n Interrunt Ele	a hit		
DIL Z	1 = Interrunt	bas occurred (r	nutri Acquisitio	d by software)	y bit		
	0 = Interrupt	event has not o	ccurred	a by soltware)			
bit 1	SMT1PRAIF:	SMT1 Period A	cquisition Inte	rrupt Flag bit			
	1 = Interrupt	has occurred (r	nust be cleared	d by software)			
	0 = Interrupt	event has not o	ccurred				
bit 0	SMT1IF: SMT	1 Interrupt Flag	) bit				
	1 = Interrupt	has occurred (r	nust be cleared	d by software)			
	0 = Interrupt	event has not o	ccurred				

## REGISTER 14-11: PIR9: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 9

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISx7  | TRISx6  | TRISx5  | TRISx4  | TRISx3  | TRISx2  | TRISx1  | TRISx0  |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

### REGISTER 15-2: TRISx: TRI-STATE CONTROL REGISTER

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0''1' = Bit is set'0' = Bit is clearedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets

bit 7-0

- TRISx<7:0>: TRISx Port I/O Tri-state Control bits
- 1 = Port output driver is disabled
- 0 = Port output driver is enabled

#### TABLE 15-2: TRIS REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
TRISB	TRISB7 <sup>(1)</sup>	TRISB6 <sup>(1)</sup>	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0
TRISG	TRISG7	TRISG6	(2)	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0
TRISH	_	_	—	_	TRISH3	TRISH2	TRISH1	TRISH0

**Note 1:** Bits RB6 and RB7 read '1' while in Debug mode.

2: Bit TRISG5 is read-only, and will read '1' always.

#### TIMER2/4/6/8 MODULE 20.0

The Timer2/4/6/8 modules are 8-bit timers that can operate as free-running period counters or in conjunction with external signals that control start, run, freeze, and reset operation in One-Shot and Monostable modes of operation. Sophisticated waveform control such as pulse density modulation are possible by combining the operation of these timers with other internal peripherals such as the comparators and CCP modules. Features of the timer include:

- · 8-bit timer register
- 8-bit period register
- · Selectable external hardware timer Resets
- Programmable prescaler (1:1 to 1:128)
- Programmable postscaler (1:1 to 1:16)
- Selectable synchronous/asynchronous operation
- Alternate clock sources
- · Interrupt-on-period

- · Three modes of operation:
  - Free Running Period
  - One-shot
  - Monostable

See Figure 20-1 for a block diagram of Timer2. See Figure 20-2 for the clock source block diagram.

Note: Four identical Timer2 modules are implemented on this device. The timers are named Timer2. Timer4. Timer6 and Timer8. All references to Timer2 apply as well to Timer4, Timer6 and Timer8. All references to PR2 apply equally to other timers as well.



#### 21.4.1 CCPx PIN CONFIGURATION

The software must configure the CCPx pin as an output by clearing the associated TRIS bit and defining the appropriate output pin through the RxyPPS registers. See **Section 17.0 "Peripheral Pin Select (PPS) Module"** for more details.

The CCP output can also be used as an input for other peripherals.

Note:	Clearing the CCPxCON register will force
	the CCPx compare output latch to the
	default low level. This is not the PORT I/O
	data latch.

#### 21.4.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 19.0 "Timer1/3/5/7 Module with Gate Control" for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

#### 21.4.3 AUTO-CONVERSION TRIGGER

All CCPx modes set the CCP interrupt flag (CCPxIF). When this flag is set and a match occurs, an auto-conversion trigger can take place if the CCP module is selected as the conversion trigger source.

Refer to **Section 32.2.5 "Auto-Conversion Trigger"** for more information.

Note: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Auto-conversion Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring

#### 21.4.4 COMPARE DURING SLEEP

Since FOSC is shut down during Sleep mode, the Compare mode will not function properly during Sleep, unless the timer is running. The device will wake on interrupt (if enabled).

#### 21.5 **PWM** Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the ON state and the low portion of the signal is considered the OFF state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse-width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 21-3 shows a typical waveform of the PWM signal.

#### 21.5.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for all CCP modules.

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to ten bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PR2 registers
- T2CON registers
- · CCPRxL and CCPRxH registers
- CCPxCON registers

It is required to have Fosc/4 as the clock input to TMR2/4/6/8 for correct PWM operation. Figure 21-4 shows a simplified block diagram of PWM operation.

Note: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.

#### FIGURE 21-3: CCP PWM OUTPUT SIGNAL





#### FIGURE 25-4: GATED TIMER MODE REPEAT ACQUISITION TIMING DIAGRAM



#### FIGURE 25-10: WINDOWED MEASURE MODE REPEAT ACQUISITION TIMING DIAGRAM

PIC18(L)F67K40

#### 25.8 Interrupts

The SMT can trigger an interrupt under three different conditions:

- PW Acquisition Complete
- PR Acquisition Complete
- Counter Period Match

The interrupts are controlled by the PIR9 and PIE9 registers of the device.

#### 25.8.1 PW AND PR ACQUISITION INTERRUPTS

The SMT can trigger interrupts whenever it updates the SMTxCPW and SMTxCPR registers, the circumstances for which are dependent on the SMT mode, and are discussed in each mode's specific section. The SMTxCPW interrupt is controlled by SMTxPWAIF and SMTxPWAIE bits in registers PIR9 and PIE9, respectively. The SMTxCPR interrupt is controlled by the SMTxPRAIF and SMTxPRAIF and SMTxPRAIF and PIE9, respectively.

In synchronous SMT modes, the interrupt trigger is synchronized to the SMTxCLK. In Asynchronous modes, the interrupt trigger is asynchronous. In either mode, once triggered, the interrupt will be synchronized to the CPU clock.

#### 25.8.2 COUNTER PERIOD MATCH INTERRUPT

As described in Section 25.2.2 "Period Match interrupt", the SMT will also interrupt upon SMTxTMR, matching SMTxPR with its period match limit functionality described in Section 25.4 "Halt Operation". The period match interrupt is controlled by SMTxIF and SMTxIE.

R/HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit 0
							1
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		HS/HC = Bit is	s set/cleared b	y hardware	
x = Bit is unk	nown	'0' = Bit is cle	ared				
bit 7	ACKTIM: Ack	nowledge Tim	e Status bit				
	Unused in Ma	ster mode.		n.			
bit 6	PCIE: Stop C	ondition Interru	pt Enable bit <sup>(</sup>	1)			
	1 = Enable in	iterrupt on dete	ection of Stop	condition			
64 C				1)			
DIL 5			ipt Enable bit	r Dootort oondit	iono		
	1 = Enable in0 = Start dete	ction interrupts	are disabled	Restart condit	IONS		
bit 4	BOEN: Buffer	Overwrite Ena	able bit				
	1 = SSPxBU updating	F is updated e the buffer	every time a r	new data byte i	s available, ig	noring the SSF	POV effect on
	0 = SSPxBUF	is only update	ed when SSPC	OV is clear			
bit 3	SDAHT: SDA	Hold Time Sel	ection bit				
	1 = Minimum 0 = Minimum	of 300ns hold to of 100ns hold to	time on SDA a time on SDA a	fter the falling e fter the falling e	dge of SCL dge of SCL		
bit 2	SBCDE: Slav	e Mode Bus C	ollision Detect	Enable bit			
	Unused in Ma	ster mode.					
bit 1	AHEN: Addre	ess Hold Enable	e bit				
	Unused in Ma	ster mode.					
bit 0	DHEN: Data I	Hold Enable bit	t				
	Unused in Ma	ster mode.					
			M .0.0				

## **REGISTER 27-9:** SSPxCON3: MSSPx CONTROL REGISTER 3 (I<sup>2</sup>C MASTER MODE)

**Note 1:** This bit has no effect when SSPM<3:0> = 1111 or 1110.In these Slave modes the START and STOP condition interrupts are always enabled.

## **REGISTER 27-10:** SSPxBUF: MSSP DATA BUFFER REGISTER (I<sup>2</sup>C MASTER MODE)

					•		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			BUF	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit	t	W = Writable bit		U = Unimpler	mented bit, read	as '0'	

R = Readable bit		0 = Onimplemented bit, read as 0
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
1' = Bit is set	'0' = Bit is cleared	

bit 7-0 BUF<7:0>: MSSP Buffer bits





#### TABLE 28-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDxCON	ABDOVF	RCIDL	_	SCKP	BRG16		WUE	ABDEN	451
INTCON	GIE/GIEH	PEIE/GIEL	IPEN		INT3EDG	INT2EDG	INT1EDG	INT0EDG	173
PIE3	RC2IE	TX2IE	RC1IE	TX1IE	BCL2IE	SSP2IE	BCL1IE	SSP1IE	177
PIR3	RC2IF	TX2IF	RC1IF	TX1IF	BCL2IF	SSP2IF	BCL1IF	SSP1IF	177
IPR3	RC2IP	TX2IP	RC1IP	TX1IP	BCL2IP	SSP2IP	BCL1IP	SSP1IP	198
PIE4	_	—	RC5IE	TX5IE	RC4IE	TX4IE	RC3IE	TX3IE	189
PIR4	_	—	RC5IF	TX5IF	RC4IF	TX4IF	RC3IF	TX3IF	178
IPR4	—	—	RC5IP	TX5IP	RC4IP	TX4IP	RC3IP	TX3IP	199
RCxSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	450
RxyPPS	_	_			RxyP	PS<5:0>			228
TXxPPS	_	—			TXP	PS<5:0>			225
SPxBRGH			EUSARTx	Baud Rate	Generator, H	ligh Byte			460*
SPxBRGL			EUSARTx	Baud Rate	Generator, L	ow Byte			460*
TXxREG			EU	SARTx Trar	nsmit Registe	er			452*
TXxSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	449

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission.
\* Page provides register information.

#### 28.4.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXxSTA register. The Break character transmission is then initiated by a write to the TXxREG. The value of data written to TXxREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXxSTA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 28-9 for the timing of the Break character sequence.

#### 28.4.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXxREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXxREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXxREG becomes empty, as indicated by the TXxIF, the next data byte can be written to TXxREG.

#### 28.4.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCxSTA register and the received data as indicated by RCxREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCxIF bit is set
- FERR bit is set
- RCxREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 28.4.3 "Auto-Wake-up on Break"**. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCxIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDxCON register before placing the EUSART in Sleep mode.



#### FIGURE 28-9: SEND BREAK CHARACTER SEQUENCE

#### 28.5.1.5 Synchronous Master Reception

Data is received at the RXx/DTx pin. The RXx/DTx pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCxSTA register) or the Continuous Receive Enable bit (CREN of the RCxSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RXx/DTx pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCxIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCxREG. The RCxIF bit remains set as long as there are unread characters in the receive FIFO.

Note:	If the RX/DT function is on an analog pin,
	the corresponding ANSEL bit must be
	cleared for the receiver to function.

#### 28.5.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TXx/CKx pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

**Note:** If the device is configured as a slave and the TX/CK function is on an analog pin, the corresponding ANSEL bit must be cleared.

#### 28.5.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCxREG is read to access the FIFO. When this happens the OERR bit of the RCxSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCxREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCxSTA register or by clearing the SPEN bit which resets the EUSART.

#### 28.5.1.8 Receiving 9-Bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCxSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCxSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCxREG.

# 28.5.1.9 Synchronous Master Reception Setup:

- 1. Initialize the SPxBRGH:SPxBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RXx pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, set the RCxIE bit of the PIE3/4 registers and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- Interrupt flag bit RCxIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCxIE was set.
- 9. Read the RCxSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCxREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCxSTA register or by clearing the SPEN bit which resets the EUSART.

#### 32.3 **ADC Acquisition Requirements**

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 32-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 32-4. The maximum recommended impedance for analog sources is 10 k $\Omega$ . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be completed before the conversion can be started. To calculate the minimum acquisition time, Equation 32-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

#### EQUATION 32-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 
$$50^{\circ}C$$
 and external impedance of  $10k\Omega 5.0V$  VDD  
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$   
 $= TAMP + TC + TCOFF$   
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$   
The value for TC can be approximated with the following equations:

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} ; [1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} ; [2] V_{CHOLD} charge response to V_{APPLIED} V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) ; combining [1] and [2]$$

Note: Where n = number of bits of the ADC.

Solving for TC:

$$Tc = -C_{HOLD}(RIC + RSS + RS) \ln(1/2047)$$
  
= -10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)  
= 1.37\mus

Therefore:

$$TACQ = 2\mu s + 892ns + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 4.62\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- 3: The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.

#### REGISTER 33-4: CMxPCH: COMPARATOR x NON-INVERTING CHANNEL SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	_	-	—		PCH<2:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-3 Unimplemented: Read as '0'

bit 2-0 PCH<2:0>: Comparator Non-Inverting Input Channel Select bits

РСН	C1 Selection	C2 Selection	C3 Selection
111	AVss	AVss	AVss
110	FVR2	FVR2	FVR2
101	DAC1	DAC1	DAC1
100	N/C	N/C	N/C
011	N/C	N/C	N/C
010	N/C	N/C	N/C
001	C1IN1+	C2IN1+	C3IN1+
000	C1IN0+	C2IN0+	C3IN0+

#### REGISTER 33-5: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0	R-0/0
—	—	—	—	—	MC3OUT	MC2OUT	MC10UT
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 2 MC3OUT: Mirror copy of C3OUT bit

bit 1 MC2OUT: Mirror copy of C2OUT bit

bit 0 MC1OUT: Mirror copy of C1OUT bit

# PIC18(L)F67K40

RRN	RNCF Rotate Right f (No Carry)						
Synta	ax:	RRNCF	RRNCF f {,d {,a}}				
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5				
Oper	ation:	$(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow dest < 7 >$					
Statu	is Affected:	N, Z					
Encoding:		0100	0100 00da ffff ffff				
Desc	pription:	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected (default), overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Sec- tion 36.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.					
14/0	4						
Words:		1					
	zs. velo Activity:	I					
QU		02	0	3	04		
	Decode	Read register 'f'	Proc	ess ta	Write to destination		
<u>Exan</u>	nple 1: Before Instruc REG After Instructio REG	RRNCF tion = 1101 on = 1110	REG, 1 0111 1011	, 0			
Example 2:		RRNCF	REG, 0	, 0			
	Before Instruc	tion					
	W REG After Instructio	= ? = 1101	0111				
	W	= 1110	1011				
	REG	= 1101	0111				

SETF	Set f						
Syntax:	SETF f{,	SETF f {,a}					
Operands:	$0 \leq f \leq 255$	$0 \le f \le 255$					
	a ∈ [0,1]						
Operation:	$FFh\tof$	$FFh\tof$					
Status Affected:	None						
Encoding:	0110	100a	ffff	ffff			
Description:	The conten are set to F If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enab in Indexed mode wher tion 36.2.3 Oriented In eral Offset	The contents of the specified register are set to FFh. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 36.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read	Proce	ess	Write			
	register 'f'	Dat	a re	gister 'f'			
Example:	SETF	REG	;, 1				
Before Instruction							
REG	= 54	h					

=	5Ah
=	FFh
	=