

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	52
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 20x12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/atmel/atsamd21j16a-mu

Table of Contents

Introduction.....	1
Features.....	1
1. Description.....	5
2. Configuration Summary.....	6
3. Ordering Information.....	8
3.1. SAM D21E.....	8
3.2. SAM D21G.....	11
3.3. SAM D21J.....	13
3.4. Device Identification.....	15
4. Block Diagram.....	17
5. Pinout.....	18
5.1. SAM D21J.....	18
5.2. SAM D21G.....	20
5.3. SAM D21E.....	22
6. Product Mapping.....	24
7. Processor And Architecture.....	25
7.1. Cortex M0+ Processor.....	25
7.2. Nested Vector Interrupt Controller.....	26
7.3. Micro Trace Buffer.....	28
7.4. High-Speed Bus System.....	29
7.5. AHB-APB Bridge.....	31
7.6. PAC - Peripheral Access Controller.....	32
8. Packaging Information.....	43
8.1. Thermal Considerations.....	43
8.2. Package Drawings.....	44
8.3. Soldering Profile.....	55
The Microchip Web Site.....	56
Customer Change Notification Service.....	56
Customer Support.....	56
Product Identification System.....	56
Microchip Devices Code Protection Feature.....	57
Legal Notice.....	57

1. Description

The SAM D21 is a series of low-power microcontrollers using the 32-bit ARM[®] Cortex[®]-M0+ processor, and ranging from 32- to 64-pins with up to 256KB Flash and 32KB of SRAM. The SAM D21 operate at a maximum frequency of 48MHz and reach 2.46 CoreMark/MHz. They are designed for simple and intuitive migration with identical peripheral modules, hex compatible code, identical linear address map and pin compatible migration paths between all devices in the product series. All devices include intelligent and flexible peripherals, Event System for inter-peripheral signaling, and support for capacitive touch button, slider and wheel user interfaces.

The SAM D21 provide the following features: In-system programmable Flash, twelve-channel direct memory access (DMA) controller, 12 channel Event System, programmable interrupt controller, up to 52 programmable I/O pins, 32-bit real-time clock and calendar, up to five 16-bit Timer/Counters (TC) and three 24-bit Timer/Counters for Control (TCC), where each TC can be configured to perform frequency and waveform generation, accurate program execution timing or input capture with time and frequency measurement of digital signals. The TCs can operate in 8- or 16-bit mode, selected TCs can be cascaded to form a 32-bit TC, and three timer/counters have extended functions optimized for motor, lighting and other control applications. The series provide one full-speed USB 2.0 embedded host and device interface; up to six Serial Communication Modules (SERCOM) that each can be configured to act as an USART, UART, SPI, I²C up to 3.4MHz, SMBus, PMBus, and LIN slave; two-channel I²S interface; up to twenty-channel 350kps 12-bit ADC with programmable gain and optional oversampling and decimation supporting up to 16-bit resolution, one 10-bit 350kps DAC, two analog comparators with window mode, Peripheral Touch Controller supporting up to 256 buttons, sliders, wheels and proximity sensing; programmable Watchdog Timer, brown-out detector and power-on reset and two-pin Serial Wire Debug (SWD) program and debug interface.

All devices have accurate and low-power external and internal oscillators. All oscillators can be used as a source for the system clock. Different clock domains can be independently configured to run at different frequencies, enabling power saving by running each peripheral at its optimal clock frequency, and thus maintaining a high CPU frequency while reducing power consumption.

The SAM D21 have two software-selectable sleep modes, idle and standby. In idle mode the CPU is stopped while all other functions can be kept running. In standby all clocks and functions are stopped except those selected to continue running. The device supports SleepWalking. This feature allows the peripheral to wake up from sleep based on predefined conditions, and thus allows the CPU to wake up only when needed, e.g. when a threshold is crossed or a result is ready. The Event System supports synchronous and asynchronous events, allowing peripherals to receive, react to and send events even in standby mode.

The Flash program memory can be reprogrammed in-system through the SWD interface. The same interface can be used for non-intrusive on-chip debug of application code. A boot loader running in the device can use any communication interface to download and upgrade the application program in the Flash memory.

The SAM D21 microcontrollers are supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers and evaluation kits.

32-bit ARM-Based Microcontrollers

Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type
ATSAMD21E16A-AU	64K	8K	TQFP32	Tray
ATSAMD21E16A-AUT				Tape & Reel
ATSAMD21E16A-AF				Tray
ATSAMD21E16A-AFT				Tape & Reel
ATSAMD21E16A-MU			QFN32	Tray
ATSAMD21E16A-MUT				Tape & Reel
ATSAMD21E16A-MF				Tray
ATSAMD21E16A-MFT				Tape & Reel
ATSAMD21E17A-AU	128K	16K	TQFP32	Tray
ATSAMD21E17A-AUT				Tape & Reel
ATSAMD21E17A-AF				Tray
ATSAMD21E17A-AFT				Tape & Reel
ATSAMD21E17A-MU			QFN32	Tray
ATSAMD21E17A-MUT				Tape & Reel
ATSAMD21E17A-MF				Tray
ATSAMD21E17A-MFT				Tape & Reel
ATSAMD21E18A-AU	256K	32K	TQFP32	Tray
ATSAMD21E18A-AUT				Tape & Reel
ATSAMD21E18A-AF				Tray
ATSAMD21E18A-AFT				Tape & Reel
ATSAMD21E18A-MU			QFN32	Tray
ATSAMD21E18A-MUT				Tape & Reel
ATSAMD21E18A-MF				Tray
ATSAMD21E18A-MFT				Tape & Reel

32-bit ARM-Based Microcontrollers

Table 3-2. Device Variant B

Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type	
ATSAMD21E15B-AU	32K	4K	TQFP32	Tray	
ATSAMD21E15B-AUT				Tape & Reel	
ATSAMD21E15B-AF				Tray	
ATSAMD21E15B-AFT				Tape & Reel	
ATSAMD21E15B-MU			QFN32	Tray	
ATSAMD21E15B-MUT				Tape & Reel	
ATSAMD21E15B-MF				Tray	
ATSAMD21E15B-MFT				Tape & Reel	
ATSAMD21E15B-UUT			WLCSP35 (GJR)	Tape & Reel	
ATSAMD21E16B-AU				64K	TQFP32
ATSAMD21E16B-AUT	Tape & Reel				
ATSAMD21E16B-AF	Tray				
ATSAMD21E16B-AFT	Tape & Reel				
ATSAMD21E16B-MU	QFN32	Tray			
ATSAMD21E16B-MUT		Tape & Reel			
ATSAMD21E16B-MF		Tray			
ATSAMD21E16B-MFT		Tape & Reel			
ATSAMD21E16B-UUT	64K	8K	WLCSP35 (GJR)		Tape & Reel

Table 3-3. Device Variant C

Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type
ATSAMD21E15C-UUT	32K	4K	WLCSP35 (GJS)	Tape & Reel
ATSAMD21E16C-UUT	64K	8K	WLCSP35 (GJS)	Tape & Reel

3.2 SAM D21G

Table 3-4. Device Variant A

Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type	
ATSAMD21G15A-AU	32K	4K	TQFP48	Tray	
ATSAMD21G15A-AUT				Tape & Reel	
ATSAMD21G15A-AF				Tray	
ATSAMD21G15A-AFT				Tape & Reel	
ATSAMD21G15A-MU				QFN48	Tray
ATSAMD21G15A-MUT					Tape & Reel
ATSAMD21G15A-MF					Tray
ATSAMD21G15A-MFT					Tape & Reel
ATSAMD21G16A-AU	64K	8K	TQFP48	Tray	
ATSAMD21G16A-AUT				Tape & Reel	
ATSAMD21G16A-AF				Tray	
ATSAMD21G16A-AFT				Tape & Reel	
ATSAMD21G16A-MU				QFN48	Tray
ATSAMD21G16A-MUT					Tape & Reel
ATSAMD21G16A-MF					Tray
ATSAMD21G16A-MFT					Tape & Reel
ATSAMD21G17A-AU	128K	16K	TQFP48	Tray	
ATSAMD21G17A-AUT				Tape & Reel	
ATSAMD21G17A-AF				Tray	
ATSAMD21G17A-AFT				Tape & Reel	
ATSAMD21G17A-MU				QFN48	Tray
ATSAMD21G17A-MUT					Tape & Reel
ATSAMD21G17A-MF					Tray
ATSAMD21G17A-MFT					Tape & Reel
ATSAMD21G17A-UUT					WLCSP45

32-bit ARM-Based Microcontrollers

Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type	
ATSAMD21G18A-AU	256K	32K	TQFP48	Tray	
ATSAMD21G18A-AUT				Tape & Reel	
ATSAMD21G18A-AF				Tray	
ATSAMD21G18A-AFT				Tape & Reel	
ATSAMD21G18A-MU			QFN48	Tray	
ATSAMD21G18A-MUT				Tape & Reel	
ATSAMD21G18A-MF				Tray	
ATSAMD21G18A-MFT				Tape & Reel	
ATSAMD21G18A-UUT				WLCSP45	Tape & Reel

Table 3-5. Device Variant B


Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type			
ATSAMD21G15B-AU	32K	4K	TQFP48	Tray			
ATSAMD21G15B-AUT				Tape & Reel			
ATSAMD21G15B-AF				Tray			
ATSAMD21G15B-AFT				Tape & Reel			
ATSAMD21G15B-MU			QFN48	Tray			
ATSAMD21G15B-MUT				Tape & Reel			
ATSAMD21G15B-MF				Tray			
ATSAMD21G15B-MFT				Tape & Reel			
ATSAMD21G16B-AU				64K	8K	TQFP48	Tray
ATSAMD21G16B-AUT							Tape & Reel
ATSAMD21G16B-AF	Tray						
ATSAMD21G16B-AFT	Tape & Reel						
ATSAMD21G16B-MU	QFN48	Tray					
ATSAMD21G16B-MUT		Tape & Reel					
ATSAMD21G16B-MF		Tray					
ATSAMD21G16B-MFT		Tape & Reel					

32-bit ARM-Based Microcontrollers

Device Variant	DID.DEVSEL	Device ID (DID)
SAMD21E16B (WLCSP)	0x55	0x10011455
SAMD21E15B (WLCSP)	0x56	0x10011456
Reserved	0x57 - 0x61	
SAMD21E16C (WLCSP)	0x62	0x10011562
SAMD21E15C (WLCSP)	0x63	0x10011563
Reserved	0x64-0xFF	


Note: The device variant (last letter of the ordering number) is independent of the die revision (DSU.DID.REVISION): The device variant denotes functional differences, whereas the die revision marks evolution of the die. The device variant denotes functional differences, whereas the die revision marks evolution of the die.

4. Block Diagram



1. Some products have different number of SERCOM instances, Timer/Counter instances, PTC signals and ADC signals. Refer to the Configuration Summary for details.
2. The three TCC instances have different configurations, including the number of Waveform Output (WO) lines. Refer to the TCC Configuration for details.


5.1.2 UFPGA64



- DIGITAL PIN
- ANALOG PIN
- OSCILLATOR
- GROUND
- INPUT SUPPLY
- REGULATED OUTPUT SUPPLY
- RESET PIN

5.2 SAM D21G

5.2.1 QFN48 / TQFP48



7.4 High-Speed Bus System

7.4.1 Features

High-Speed Bus Matrix has the following features:

- Symmetric crossbar bus switch implementation
- Allows concurrent accesses from different masters to different slaves
- 32-bit data bus
- Operation at a one-to-one clock frequency with the bus masters

7.4.2 Configuration




Table 7-4. Bus Matrix Masters

Bus Matrix Masters	Master ID
CM0+ - Cortex M0+ Processor	0
DSU - Device Service Unit	1

The MTB has fixed QoS level 3 and the DSU has fixed QoS level 1.

The CPU QoS level can be written/read at address 0x41007110, bits [1:0]. Its reset value is 0x0.

Refer to different master QOSCTRL registers for configuring QoS for the other masters (USB, DMAC).

7.5 AHB-APB Bridge

The AHB-APB bridge is an AHB slave, providing an interface between the high-speed AHB domain and the low-power APB domain. It is used to provide access to the programmable control registers of peripherals.

AHB-APB bridge is based on AMBA APB Protocol Specification V2.0 (ref. as APB4) including:

- Wait state support
- Error reporting
- Transaction protection
- Sparse data transfer (byte, half-word and word)

Additional enhancements:

- Address and data cycles merged into a single cycle
- Sparse data transfer also apply to read access

to operate the AHB-APB bridge, the clock (CLK_HPxBx_AHB) must be enabled. See *PM – Power Manager* for details.

Figure 7-1. APB Write Access.





Figure 7-2. APB Read Access.

**Related Links**[Product Mapping](#)**7.6 PAC - Peripheral Access Controller****7.6.1 Overview**

There is one PAC associated with each AHB-APB bridge. The PAC can provide write protection for registers of each peripheral connected on the same bridge.

The PAC peripheral bus clock (CLK_PACx_APB) can be enabled and disabled in the Power Manager. CLK_PAC0_APB and CLK_PAC1_APB are enabled at reset. CLK_PAC2_APB is disabled at reset. Refer to *PM – Power Manager* for details. The PAC will continue to operate in any sleep mode where the selected clock source is running. Write-protection does not apply for debugger access. When the debugger makes an access to a peripheral, write-protection is ignored so that the debugger can update the register.

Write-protect registers allow the user to disable a selected peripheral's write-protection without doing a read-modify-write operation. These registers are mapped into two I/O memory locations, one for clearing and one for setting the register bits. Writing a one to a bit in the Write Protect Clear register (WPCLR) will clear the corresponding bit in both registers (WPCLR and WPSET) and disable the write-protection for the corresponding peripheral, while writing a one to a bit in the Write Protect Set (WPSET) register will set the corresponding bit in both registers (WPCLR and WPSET) and enable the write-protection for the corresponding peripheral. Both registers (WPCLR and WPSET) will return the same value when read.

If a peripheral is write-protected, and if a write access is performed, data will not be written, and the peripheral will return an access error (CPU exception).

The PAC also offers a safety feature for correct program execution, with a CPU exception generated on double write-protection or double unprotection of a peripheral. If a peripheral *n* is write-protected and a write to one in WPSET[*n*] is detected, the PAC returns an error. This can be used to ensure that the application follows the intended program flow by always following a write-protect with an unprotect, and vice versa. However, in applications where a write-protected peripheral is used in several contexts, e.g., interrupts, care should be taken so that either the interrupt can not happen while the main application or other interrupt levels manipulate the write-protection status, or when the interrupt handler needs to unprotect the peripheral, based on the current protection status, by reading WPSET.


7.6.2 Register Description

Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register, and the 8-bit halves of a 16-bit register can be accessed directly. Refer to the Product Mapping for PAC locations.

7.6.2.1 PAC0 Register Description

Write Protect Clear

Name: WPCLR
Offset: 0x00
Reset: 0x000000
Property: –



Bit 6 – EIC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Bit 5 – RTC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

32-bit ARM-Based Microcontrollers

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Bit 3 – PORT

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Bit 2 – NVMCTRL

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Bit 1 – DSU

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.


Write Protect Set

Name: WPSET

Offset: 0x04

Reset: 0x000002

Property: –



32-bit ARM-Based Microcontrollers

Bit	7	6	5	4	3	2	1	0
		MTB	USB		PORT	NVMCTRL	DSU	
Access		R/W	R/W		R/W	R/W	R/W	
Reset		0	0		0	0	1	

Bit 6 – MTB

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Bit 5 – USB

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Bit 3 – PORT

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Bit 2 – NVMCTRL

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Bit 1 – DSU

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

7.6.2.3 PAC2 Register Description

Write Protect Clear

Name: WPCLR

Offset: 0x00

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Bit 16 – ADC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Bits 11, 12, 13, 14, 15 – TC3, TC4, TC5, TC4, TC7

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Bits 8, 9, 10 – TCCn

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Bit 1 – EVSYS

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Bits 0:1, 2:3, 4:5, 6:7, 8:9, 10:11 – SERCOMn

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.


Write Protect Set

Name: WPSET
Offset: 0x04
Reset: 0x00800000

Table 8-4. Package Reference

JEDEC Drawing Reference	MS-026
JESD97 Classification	E3

8.2.2 64 pin QFN



Note: The exposed die attach pad is not connected electrically inside the device.

Table 8-27. Package Characteristics

Moisture Sensitivity Level	MSL1
----------------------------	------

Table 8-28. Package Reference

JEDEC Drawing Reference	MO-220
JESD97 Classification	E1

8.2.10 35 ball WLCSP (Device Variant C)

