
# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08mp16vlcr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




# **Table of Contents**

Pin A	ssignments4
Elect	rical Characteristics
2.1	Introduction
2.2	Parameter Classification
2.3	Absolute Maximum Ratings
2.4	Thermal Characteristics
2.5	ESD Protection and Latch-Up Immunity11
2.6	DC Characteristics11
2.7	Supply Current Characteristics
2.8	External Oscillator (XOSC) Characteristics
2.9	Internal Clock Source (ICS) Characteristics
2.10	ADC Characteristics
2.11	Digital to Analog (DAC) Characteristics
2.12	High Speed Comparator (HSCMP) Characteristics26
	Elect 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11

2.13 Programmable Gain Amplifier (PGA) Characteristics . 2.14 AC Characteristics .	
2.14.1 Control Timing	27
2.14.2 FTM Module Timing	
2.14.3 MTIM Module Timing	29
2.14.4 SPI	30
2.15 Flash Memory Specifications	
2.16 EMC Performance	33
2.16.1 Radiated Emissions	33
3 Ordering Information	34
3.1 Device Numbering Scheme	35
4 Package Information	35
5 Related Documentation.	35
6 Revision History	35





Notes: When PTF1 is configured as RESET, pin becomes bi-directional with output being open-drain drive containing an internal pull-up device. When PTF0 is configured as BKGD, pin becomes bi-directional.

V<sub>DD2</sub> pad is tied internally on 32-pin and 28-pin packages,

V<sub>SS2</sub> pad is tied internally on 28-pin packages

Figure 1. MC9S08MP16 Series Block Diagram


MC9S08MP16 Series Data Sheet, Rev. 2



**Pin Assignments** 

# 1 Pin Assignments

This section shows the pin assignments for the MC9S08MP16 Series devices.





MC9S08MP16 Series Data Sheet, Rev. 2



### **Pin Assignments**




Figure 4. MC9S08MP16 Series in 28-Pin SOIC Package



	Pin Numbe	r		< Lowe	st <b>Priority</b>	> Highest	t
48	32 LQFP	28	Port Pin	Alt 1	Alt 2	Alt3	Alt4
35	—	_	PTE4		ADP12 <sup>6</sup>	C1IN4 <sup>6</sup>	
36	23	25	PTB4	KBI1P4		ADP4 <sup>6</sup>	C2IN3 <sup>6</sup>
37	24	26	PTB5	KBI1P5	CMP2OUT <sup>2</sup>	ADP5 <sup>6</sup>	C2IN4 <sup>6</sup>
38	25	27	PTB6	KBI1P6	CMP3OUT <sup>3</sup>	ADP6 <sup>6</sup>	C3IN3 <sup>6</sup>
39	26	_	PTB7	KBI1P7		ADP7 <sup>6</sup>	C3IN4 <sup>6</sup>
40	27	_	PTE5	XTAL			
41	28		PTE6	EXTAL			
42	29	_					V <sub>SS2</sub>
43	_						V <sub>DD2</sub>
44	30	28	PTF0	BKGD	MS		
45	31	1	PTC0	KBI2P0	FTM2CH0		
46	32	2	PTC1	KBI2P1	FTM2CH1		
47	1	3	PTC2	KBI2P2	FTM2CH2		
48	2	4	PTC3	KBI2P3	FTM2CH3		

Table 1. Pin Availability by Package Pin-Count (continued)

<sup>1</sup> TCLK pin can be repositioned using TCLKPS in SOPT2. Default reset location is PTC7.

<sup>2</sup> HSCMP2 output CMP2OUT can be repositioned using the CMP2OPS in the SOPT2 register. Default reset location is PTD6.

<sup>3</sup> HSCMP3 output CMP3OUT can be repositioned using the CMP3OPS in the SOPT2 register. Default reset location is PTD7.

<sup>4</sup> Pin is open drain with an internal pullup that is always enabled. Pin does not contain a clamp diode to  $V_{DD}$  and should not be driven above  $V_{DD}$ . The voltage measured on the internally pulled up RESET will not be pulled to  $V_{DD}$ . The internal gates connected to this pin are pulled to  $V_{DD}$ .

- <sup>5</sup> IIC pins SDA and SCL can be repositioned using IICPS in SOPT2. Default reset locations are PTD0 and PTD1.
- <sup>6</sup> If ADC, HSCMP, or PGA is enabling a shared analog input pin, each has access to the pin.

# 2 Electrical Characteristics

## 2.1 Introduction

This section contains electrical and timing specifications for the MC9S08MP16 Series of microcontrollers available at the time of publication.



### 2.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2.	Parameter	Classifications
----------	-----------	-----------------

Р	Those parameters that are guaranteed during production testing on each individual device.
С	Those parameters that are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters that are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters that are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

# 2.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to +5.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	Ι <sub>D</sub>	± 25	mA
Storage temperature range	T <sub>stg</sub>	–55 to 150	°C

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins, except for PTF1/RESET are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).






Figure 7. Typical  $V_{DD} - V_{OH}$  vs I<sub>OH</sub>, High Drive Strength




Figure 8. Typical V<sub>DD</sub> – V<sub>OH</sub> vs I<sub>OH</sub>, Low Drive Strength

### 2.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.


### **Table 8. Supply Current Characteristics**


Num	С	Parameter	Symbol	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max <sup>2</sup>	Unit
1	С	Run supply current <sup>3</sup> measured at (CPU clock = 4 MHz, f <sub>Bus</sub> = 2 MHz)	RI <sub>DD</sub>	5	2.16	3	mA
	C		1 100	3	1.8	2.5	
2	Ρ	Run supply current <sup>3</sup> measured at	RI <sub>DD</sub>	5	5.26	7.5	mA
2	С	(CPU clock = 16 MHz, f <sub>Bus</sub> = 8 MHz)	ם מייי	3	4.92	7	



Num	с	Parameter	Symbol	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max <sup>2</sup>	Unit	
3	С	Run supply current <sup>4</sup> measured at	RI <sub>DD</sub>	5	9.4	10	mA	
5	С	(CPU clock = 32 MHz, f <sub>Bus</sub> = 16 MHz)	DD	3	9	10		
4	Р	Run supply current measured at	RI <sub>DD</sub>	5	14.3	30	mA	
-	С	(CPU clock = 51.34 MHz, f <sub>Bus</sub> = 25.67 MHz)	טטיי י	3	13.9	20		
5	Ρ	Run supply current measured at	RI <sub>DD</sub>	5	16	30	mA	
	—	(CPU clock = 40 MHz, f <sub>Bus</sub> = 20 MHz)	00	3	—	_		
6	с	Wait mode supply current measured at (CPU clock = 8 MHz, f <sub>Bus</sub> = 4 MHz) (FEI mode, all modules off)	WI <sub>DD</sub>	5	2.7	—	mA	
		Stop3 mode supply current					•	
	С	-40°C			0.96			
	Р	25°C			1.3	_		
	С	85°C		5	7.5	25	μA	
	P <sup>6</sup>	105°C			37	90		
7	Р	125°C	S3I <sub>DD</sub>		65	150		
	С	-40°C	DD		0.85	_		
	Р	25°C			1.2	_		
	С	85°C		3	6.5	20	μA	
	P <sup>6</sup>	105°C			32.7	80	-	
	Р	125°C			58	130		
		Stop2 mode supply current						
	С	-40°C				0.94		
	Ρ	25°C			1.25		μΑ	
	С	85°C		5	7	25		
	P <sup>6</sup>	105°C			30	65		
8	Р	125°C	S2I <sub>DD</sub>		64	120		
	С	-40°C	DD		0.83			
	Р	25°C			1.1		μΑ	
	С	85°C		3	6.3	20		
	P <sup>6</sup>	105°C			25	55		
	Р	125°C			57	100		
9	С	RTC adder to stop2 or stop3 <sup>7</sup>	S23I	5	300	500	nA	
3				3	300	500	nA	










Figure 11. Typical Run  $I_{DD}$  vs. Bus Frequency ( $V_{DD}$  = 3V)






Figure 12. Typical Run  $I_{DD}$  vs. Temperature (V<sub>DD</sub> = 3V, f<sub>bus</sub> = 8MHz)




Figure 13. Typical Stop  $I_{DD}$  vs. Temperature ( $V_{DD}$  = 5V)






Figure 14. Typical Stop  $I_{DD}$  vs. Temperature ( $V_{DD} = 3V$ )

# 2.8 External Oscillator (XOSC) Characteristics

Table 9. Oscillator Electrical Specifications

Num	С	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit			
		Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)								
		Low range (RANGE = 0)	f <sub>lo</sub>	32	—	38.4	kHz			
1	С	High range (RANGE = 1) FEE <sup>2</sup> or FBE <sup>3</sup> mode	f <sub>hi</sub>	1	_	16	MHz			
		High range (RANGE = 1, HGO = 1) FBELP mode	f <sub>hi-hgo</sub>	1	_	16	MHz			
		High range (RANGE = 1, HGO = 0) FBELP mode	f <sub>hi-lp</sub>	1	—	8	MHz			
2	_	Load capacitors	C <sub>1,</sub> C <sub>2</sub>			r resonato				
		Feedback resistor								
3	—	Low range (32 kHz to 100 kHz)	R <sub>F</sub>	—	10	—	MΩ			
		High range (1 MHz to 16 MHz)		—	1	—				
		Series resistor								
		Low range, low gain (RANGE = 0, HGO = 0)		—	0	—				
		Low range, high gain (RANGE = 0, HGO = 1)		—	100	—				
4						High range, low gain (RANGE = 1, HGO = 0)	R <sub>S</sub>	—	0	—
4	_	High range, high gain (RANGE = 1, HGO = 1)	211				K52			
		≥ 8 MHz		—	0	0				
		4 MHz		—	0	10				
		1 MHz		—	0	20				



Num	С	Chara	cteristic	Symbol	Min	Typ <sup>1</sup>	Мах	Unit
	Ρ		Low range (DRS=00)		16	—	20	
4	С	DCO output frequency range — trimmed <sup>2</sup>	Mid range (DRS=01)	f <sub>dco_t</sub>	32	—	40	MHz
	Ρ		High range (DRS=10)		48	—	60	
	Ρ	DCO output frequency <sup>2</sup>	Low range (DRS=00)		_	19.92		
5	Ρ	Reference = 32768 Hz and	Mid range (DRS=01)	f <sub>dco_DMX32</sub>	_	39.85		MHz
	Ρ	DMX32 = 1	High range (DRS=10)		_	59.77		
6	С	Resolution of trimmed DCO outp temperature (using FTRIM)	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)			± 0.1	± 0.2	%f <sub>dco</sub>
7	С	Resolution of trimmed DCO outp temperature (not using FTRIM)	ut frequency at fixed voltage and	$\Delta f_{dco\_res\_t}$	_	± 0.2	± 0.4	%f <sub>dco</sub>
8	Ρ	Total deviation of trimmed DCO of temperature	output frequency over voltage and	$\Delta f_{dco_t}$	_	± 0.8	±2	%f <sub>dco</sub>
9	С	Total deviation of trimmed DCO of and temperature range of 0°C to	ation of trimmed DCO output frequency over fixed voltage erature range of 0°C to 70 °C		_	± 0.5	± 1	%f <sub>dco</sub>
10	С	FLL acquisition time <sup>3</sup>			_	—	1	ms
11	С	Long term jitter of DCO output cl	ock (averaged over 2-ms interval) <sup>4</sup>	C <sub>Jitter</sub>	—	0.02	0.2	%f <sub>dco</sub>

### Table 10. ICS Frequency Specifications (continued)

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

<sup>2</sup> The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

<sup>3</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>4</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.



С

Т

#### **Electrical Characteristics**




Figure 16. ADC Input Impedance Equivalency Diagram

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply Current ADLPC=1 ADLSMP=1 ADCO=1		I <sub>DDA</sub>	_	133	_	μA	

Table 12. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ )

	ADCO=1							
Т	Supply Current ADLPC=1 ADLSMP=0 ADCO=1		I <sub>DDA</sub>	_	218	_	μA	
Т	Supply Current ADLPC=0 ADLSMP=1 ADCO=1		I <sub>DDA</sub>	_	327	_	μA	
Т	Supply Current ADLPC=0 ADLSMP=0 ADCO=1		I <sub>DDA</sub>	_	0.582	_	mA	
Ρ	ADC Asynchronous Clock Source	High Speed (ADLPC=0)	f <sub>ADACK</sub>	2	3.3	5	MHz	t <sub>ADACK</sub> =
	Clock Source	Low Power (ADLPC=1)		1.25	2	3.3		1/f <sub>ADACK</sub>



# 2.11 Digital to Analog (DAC) Characteristics

- The accuracy at worst case: +/- 1.5% maximum
- The settling time must be less than 100 ns
- When changing the output voltage level, the voltage glitch cannot be completely eliminated

### Table 13. 5-bit DAC Characteristics

Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
2	D	Supply current adder (enabled)	I <sub>DDAC</sub>	—		20	μ <b>A</b>
3	D	DAC reference inputs	Vin	V <sub>SSA</sub>	_	V <sub>DDA</sub>	V
5	D	DAC step size	V <sub>step</sub>	$0.75\times V_{in}\!/32$	V <sub>in</sub> /32	$1.25\times V_{in}\!/32$	V
6	D	DAC voltage range	V <sub>dacout</sub>	V <sub>in</sub> /32		V <sub>in</sub>	V

## 2.12 High Speed Comparator (HSCMP) Characteristics

### Table 14. High Speed Comparator Electrical Specifications

Num	С	Characteristic <sup>1</sup>	Symbol	Min	Typical	Мах	Unit
1	D	Supply current, High Speed Mode (EN=1, PMODE=1)	I <sub>DDAHS</sub>	_	200		μA
2	D	Supply current, Low Speed Mode (EN=1, PMODE=0)	I <sub>DDALS</sub>	_	10		μA
3	—	Analog input voltage	V <sub>AIN</sub>	V <sub>SSA</sub>	_	V <sub>DDA</sub>	V
4	Р	Analog input offset voltage	V <sub>AIO</sub>	—	5	40	mV
5	С	Analog Comparator hysteresis	V <sub>H</sub>	3.0	9	20.0	mV
6	Т	Propagation Delay, High Speed Mode (EN=1, PMODE=1)	t <sub>DHS</sub> 2	—	70	120	ns
7	Т	Propagation Delay, Low Speed Mode (EN=1, PMODE=0)	t <sub>DLS</sub> <sup>2</sup>	_	400	600	ns
8	D	Analog comparator initialization delay	t <sub>AINIT</sub>	—	400	—	ns

<sup>1</sup> All timing assumes slew rate control disabled and high drive strength enabled.

<sup>2</sup> Delay from analog input to the CMPxOUT output pin. Measured with an input waveform that switches 30 mV above and below the reference.

# 2.13 Programmable Gain Amplifier (PGA) Characteristics

### Table 15. Programmable Gain Amplifier Electrical Specifications

Num	С	Parameter	Symbol	Min	Typical	Мах	Unit
1	Т	Supply current adder • normal mode (LP=0) • low power mode (LP=1)	I <sub>DDON</sub>		450 250	550 300	uA
2	Т	Supply current adder (stand-by)	IDDAOFF	_	1	10	nA
3	Т	Absolute analog input level	V <sub>IL</sub>	V <sub>SSA</sub>	V <sub>DDA</sub> /2	V <sub>DDA</sub>	V



Num	С	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
7	D	Keyboard interrupt pulse width Asynchronous path <sup>4</sup> Synchronous path <sup>5</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>			ns
8	С	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) <sup>6</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		40 75		ns
		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) <sup>6</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		11 35		ns

### Table 16. Control Timing (continued)

<sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 5.0V, 25°C unless otherwise stated.

<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

- <sup>3</sup> To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.
- <sup>4</sup> This is the minimum pulse width that is guaranteed to be recognized as a keyboard interrupt request in stop mode.
- <sup>5</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- <sup>6</sup> Timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> levels. Temperature range –40°C to 125°C.




Figure 18. KBIxPn Timing

### 2.14.2 FTM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the FTM timer counter. These synchronizers operate from the current ICSOUT clock. The ICSOUT clock period =  $0.5 \times t_{cvc} = 1/(f_{Bus} \times 2)$ .

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>ICSOUT</sub> /4 <sup>1</sup>	Hz
2	D	External clock period	t <sub>TCLK</sub>	2	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	0.75	_	t <sub>cyc</sub>

### Table 17. FTM Input Timing



#### 2.14.4 SPI

Table 19 and Figure 22 through Figure 25 describe the timing requirements for the SPI system.

Num <sup>1</sup>	С	Rating <sup>2</sup>	Symbol	Min	Max	Unit
1	D	Cycle time Master Slave	t <sub>SCK</sub> t <sub>SCK</sub>	2 4	4096 —	t <sub>cyc</sub> t <sub>cyc</sub>
2	D	Enable lead time Master Slave	t <sub>Lead</sub> t <sub>Lead</sub>	 1/2	1/2	t <sub>SCK</sub> t <sub>SCK</sub>
3	D	Enable lag time Master Slave	t <sub>Lag</sub> t <sub>Lag</sub>	 1/2	1/2	t <sub>SCK</sub> t <sub>SCK</sub>
4	D	Clock (SPSCK) high time Master and Slave	t <sub>SCKH</sub>	1/2 t <sub>SCK</sub> – 25	_	ns
5	D	Clock (SPSCK) low time Master and Slave	t <sub>SCKL</sub>	1/2 t <sub>SCK</sub> – 25	_	ns
6	D	Data setup time (inputs) Master Slave	t <sub>SI(M)</sub> t <sub>SI(S)</sub>	30 30		ns ns
7	D	Data hold time (inputs) Master Slave	t <sub>HI(M)</sub> t <sub>HI(S)</sub>	30 30	_	ns ns
8	D	Access time, slave <sup>3</sup>	t <sub>A</sub>	0	40	ns
9	D	Disable time, slave <sup>4</sup>	t <sub>dis</sub>	—	40	ns
10	D	Data setup time (outputs) Master Slave	t <sub>SO</sub> t <sub>SO</sub>		25 25	ns ns
11	D	Data hold time (outputs) Master Slave	t <sub>HO</sub> t <sub>HO</sub>	-10 -10		ns ns
12	D	Operating frequency Master (SPIFE=0) Slave (SPIFE=0) Master (SPIFE=1) Slave (SPIFE=1)	f <sub>op</sub>	f <sub>Bus</sub> /4096 dc f <sub>Bus</sub> /4096 dc	8 <sup>5</sup> f <sub>Bus</sub> /4 5 <sup>6</sup> 5 <sup>6</sup>	MHz MHz MHz

### **Table 19. SPI Electrical Characteristics**

Refer to Figure 22 through Figure 25.
 All timing is shown with respect to 20% V<sub>DD</sub> and 70% V<sub>DD</sub>, unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.


<sup>3</sup> Time to data active from high-impedance state.

<sup>4</sup> Hold time to high-impedance state.

<sup>5</sup> Maximum baud rate must be limited to 8 MHz.

<sup>6</sup> Maximum baud rate must be limited to 5 MHz due to input filter characteristics.






NOTES:

1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 22. SPI Master Timing (CPHA = 0)



2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 23. SPI Master Timing (CPHA = 1)

MC9S08MP16 Series Data Sheet, Rev. 2



# 2.15 Flash Memory Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

Num	С	Characteristic	Symbol	Min	Typical	Мах	Unit
1	—	Supply voltage for program/erase -40°C to 125°C	V <sub>prog/erase</sub>	2.7		5.5	V
2	—	Supply voltage for read operation	V <sub>Read</sub> 2.7 5.5		5.5	V	
3	—	Internal FCLK frequency <sup>1</sup>	f <sub>FCLK</sub>	150 200		200	kHz
4	—	Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5		6.67	μs
5	С	Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>		9		t <sub>Fcyc</sub>
6	—	Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>	4			t <sub>Fcyc</sub>
7	D	Page erase time <sup>2</sup>	t <sub>Page</sub>		4000		t <sub>Fcyc</sub>
8	D	Mass erase time <sup>2</sup>	t <sub>Mass</sub>		20,000		t <sub>Fcyc</sub>
9	С	Byte program current <sup>3</sup>	R <sub>IDDBP</sub>	_	4	_	mA
10	С	Page erase current <sup>3</sup>	R <sub>IDDPE</sub>	_	6	—	mA
11	с	Program/erase endurance <sup>4</sup> $T_L$ to $T_H = -40^{\circ}C$ to + 125°C $T = 25^{\circ}C$		10,000	 100,000		cycles
12	С	Data retention <sup>5</sup>	t <sub>D_ret</sub>	15	100	_	years

Table 20	. Flash	Memory	Characteristics
----------	---------	--------	-----------------

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

- <sup>3</sup> The program and erase currents are additional to the standard run  $I_{DD}$ . These values are measured at room temperatures with  $V_{DD} = 5.0 \text{ V}$ , bus frequency = 4.0 MHz.
- <sup>4</sup> **Typical endurance for Flash** is based upon the intrinsic bit cell performance. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory.*
- <sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory.*

# 2.16 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 2.16.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a



### **Ordering Information**

custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East).

The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

Parameter	Symbol	Conditions	Frequency	f <sub>OSC</sub> /f <sub>BUS</sub>	Level <sup>1</sup> (Max)	Unit
			0.15 – 50 MHz		3	
	V <sub>RE_TEM</sub>	V <sub>DD</sub> = 5V TA = +25°C package type 48 LQFP	50 – 150 MHz		8	dBm//
Radiated emissions,			150 – 500 MHz	4 MHz crystal	-4	dBμV
electric field			500 – 1000 MHz	2 MHz bus	-8	
			IEC Level <sup>2</sup>		Ν	
			SAE Level <sup>3</sup>		1	_

Table 21. Radiated Emissions, Electric Field

<sup>1</sup> Data based on qualification test results. The reported emission level is the value of the maximum emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

 $^2~$  IEC level maximums: N  $\leq$  12 dBµV, L  $\leq$  24 dBµV, I  $\leq$  36 dBµV

 $^3~$  SAE level maximums: 1  $\leq$  10 dBµV, 2  $\leq$  20 dBµV, 3  $\leq$  30 dBµV, 4  $\leq$  40 dBµV

# **3** Ordering Information

This section contains ordering information for MC9S08MP16 and MC9S08MP12 devices.

### Table 22. Device and Package Options

Device Number <sup>1</sup>	Temp Range	Memory		Available Packages <sup>2</sup>		
		Flash	RAM	48-Pin	32-Pin	28-Pin
	1	Con	sumer and Indus	trial Qualification		
MC9S08MP16	V	16K	1024	48 LQFP	32 LQFP	28 SOIC
MC9S08MP12	V	12K	512	_	_	28 SOIC
			Automotive Qu	alification		
S9S08MP16	C, V, M	16K	1024	48 LQFP	_	_

<sup>1</sup> See the *MC9S08MP16RM Reference Manual* (MC9S08MP16RM) for a complete description of modules included on each device.

<sup>2</sup> See Table 23 for package information.



Table 24 summarizes changes contained in this document.

#### Table 24. Revision History

Rev	Date	Description of Changes	
1	10/15/2009	Initial public revision	
2	08/09/2011	Updated Table 10. Changed the value of row 8 column "C" from to C to P.	

#### How to Reach Us:

Home Page: www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9S08MP16 Rev. 2 08/2011 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009-2011. All rights reserved.

