



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	51.34MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	40
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 13x12b; D/A 3x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08mp16vlf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

Pin A	ssignments4
Elect	rical Characteristics
2.1	Introduction
2.2	Parameter Classification
2.3	Absolute Maximum Ratings
2.4	Thermal Characteristics
2.5	ESD Protection and Latch-Up Immunity11
2.6	DC Characteristics
2.7	Supply Current Characteristics
2.8	External Oscillator (XOSC) Characteristics
2.9	Internal Clock Source (ICS) Characteristics
2.10	ADC Characteristics
2.11	Digital to Analog (DAC) Characteristics
2.12	High Speed Comparator (HSCMP) Characteristics26
	Pin A Elect 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11 2.12

2.14.1 Control Timing 27
2.14.2 FTM Module Timing
2.14.3 MTIM Module Timing 29
2.14.4 SPI
2.15 Flash Memory Specifications
2.16 EMC Performance
2.16.1 Radiated Emissions
3 Ordering Information 34
3.1 Device Numbering Scheme
4 Package Information 35
5 Related Documentation
6 Revision History 35



Pin Assignments



Figure 4. MC9S08MP16 Series in 28-Pin SOIC Package

Pin Assignments

F	in Numbe	er		< Lowest	Priority	> Highest	
48	32 LQFP	28	Port Pin	Alt 1	Alt 2	Alt3	Alt4
1	3	5	PTC4	KBI2P4	FTM2CH4		
2	4	6	PTC5	KBI2P5	FTM2CH5		
3	5	7	PTC6	KBI2P6	FTM2FAULT		
4			PTC7	KBI2P7	TCLK ¹		
5	—	_	PTD0	KBI3P0	SDA ⁵		
6	—		PTD1	KBI3P1	SCL ⁵		
7	—	_	PTD2	KBI3P2	PDB1OUT		
8		_	PTD3	KBI3P3	FTM1FAULT		
9	6	8					V _{SS1}
10	7	9					V _{DD1}
11	8	10	PTA0	SDA ⁵	TxD		
12	9	11	PTA1	SCL ⁵	RxD		
13	10	12	PTA2	SDA ⁵	FTM1CH0		
14	11	13	PTA3	SCL ⁵	FTM1CH1		
15	—	_	PTD4	KBI3P4	PDB2OUT		
16	—	_	PTD5	KBI3P5	CMP1OUT		
17	—	_	PTD6	KBI3P6	CMP2OUT ²		
18			PTD7	KBI3P7	CMP3OUT ³		
19	12	14	PTF1	RESET ⁴			
20	—	_	PTF2				
21	13	15	PTA4	TCLK ¹	SDA ⁵	SS	
22	14	16	PTA5		SCL ⁵	MISO	
23	15	17	PTA6			MOSI	
24	16	18	PTA7			SPSCK	
25	—	_	PTE0		ADP8		
26	_	_	PTE1		ADP9		
27			PTE2		ADP10		
28	17	19	PTB0	KBI1P0	ADP0 ⁶	CIN1 ⁶	
29	18	20	PTB1	KBI1P1	ADP1 ⁶	C2IN2 ⁶	
30	19	21	PTB2	KBI1P2	ADP2 ⁶	C1IN2 ⁶	PGA+ ⁶
31	20	22	PTB3	KBI1P3	ADP3 ⁶	C3IN2 ⁶	PGA- ⁶
32	21	23					V _{DDA} /V _{REFH}
33	22	24					V _{SSA} /V _{REFL}
34	—	_	PTE3		ADP11 ⁶	C1IN3 ⁶	

Table 1. Pin Availability by P	Package Pin-Count
--------------------------------	-------------------

MC9S08MP16 Series Data Sheet, Rev. 2



F	Pin Numbe	er		< Lowest	Priority	> Highest	
48	32 LQFP	28	Port Pin	Alt 1	Alt 2	Alt3	Alt4
35	—	_	PTE4		ADP12 ⁶	C1IN4 ⁶	
36	23	25	PTB4	KBI1P4		ADP4 ⁶	C2IN3 ⁶
37	24	26	PTB5	KBI1P5	CMP2OUT ²	ADP5 ⁶	C2IN4 ⁶
38	25	27	PTB6	KBI1P6	CMP3OUT ³	ADP6 ⁶	C3IN3 ⁶
39	26	_	PTB7	KBI1P7		ADP7 ⁶	C3IN4 ⁶
40	27	_	PTE5	XTAL			
41	28	_	PTE6	EXTAL			
42	29	_					V _{SS2}
43	—	_					V _{DD2}
44	30	28	PTF0	BKGD	MS		
45	31	1	PTC0	KBI2P0	FTM2CH0		
46	32	2	PTC1	KBI2P1	FTM2CH1		
47	1	3	PTC2	KBI2P2	FTM2CH2		
48	2	4	PTC3	KBI2P3	FTM2CH3		

Table 1. Pin Availability by Package Pin-Count (continued)

¹ TCLK pin can be repositioned using TCLKPS in SOPT2. Default reset location is PTC7.

² HSCMP2 output CMP2OUT can be repositioned using the CMP2OPS in the SOPT2 register. Default reset location is PTD6.

³ HSCMP3 output CMP3OUT can be repositioned using the CMP3OPS in the SOPT2 register. Default reset location is PTD7.

⁴ Pin is open drain with an internal pullup that is always enabled. Pin does not contain a clamp diode to V_{DD} and should not be driven above V_{DD} . The voltage measured on the internally pulled up RESET will not be pulled to V_{DD} . The internal gates connected to this pin are pulled to V_{DD} .

- ⁵ IIC pins SDA and SCL can be repositioned using IICPS in SOPT2. Default reset locations are PTD0 and PTD1.
- ⁶ If ADC, HSCMP, or PGA is enabling a shared analog input pin, each has access to the pin.

2 Electrical Characteristics

2.1 Introduction

This section contains electrical and timing specifications for the MC9S08MP16 Series of microcontrollers available at the time of publication.



2.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Paramete	er Classifications
-------------------	--------------------

Р	Those parameters that are guaranteed during production testing on each individual device.
С	Those parameters that are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters that are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters that are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

2.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

Table 3. Absolute	Maximum	Ratings
-------------------	---------	---------

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to +5.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	–0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	Ι _D	± 25	mA
Storage temperature range	T _{stg}	–55 to 150	°C

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

² All functional non-supply pins, except for PTF1/RESET are internally clamped to V_{SS} and V_{DD}.

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

2.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Model	Description	Symbol	Value	Unit
Human	Series resistance	R1	1500	Ω
Body	Storage capacitance	C 100		pF
	Number of pulses per pin	—	3	
Latch-up	Minimum input voltage limit		- 2.5	V
	Maximum input voltage limit		7.5	V

Table 5. ESD and Latch-up Test Conditions

Table 6. ESD and Latch-Up Protection Characteristics

No.	Rating ¹	Symbol	Min	Мах	Unit
1	Human body model (HBM)	V _{HBM}	±2000	—	V
2	Charge device model (CDM)	V _{CDM}	±500	—	V
3	Latch-up current at $T_A = 125^{\circ}C$	I _{LAT}	± 100	_	mA

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

2.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 7. DC Characteristics

Num	С	Characteristic	Symbol	Condition	Min	Typ ¹	Max	Unit
1		Operating Voltage	V _{DD}		2.7	—	5.5	V
2		Analog Supply voltage delta to $V_{DD} (V_{DD} - V_{DDA})^{(2)}$	ΔV_{DDA}		_	0	±100	mV
3	—	Analog Ground voltage delta to $V_{SS} (V_{SS} - V_{SSA})^{(2)}$	ΔV_{SSA}		_	0	±100	mV



Num	С	Characteristic	Symbol	Condition	Min	Typ ¹	Max	Unit
	С	All I/O pins (except PTF1/RESET)		5 V, I _{Load} = -4 mA	V _{DD} – 1.5	_	—	
	Р	low-drive strength		5 V, I _{Load} = -2 mA	V _{DD} – 0.8	—	—	
4	С	Output high	V _{OH}	3 V, I _{Load} = −1 mA	V _{DD} – 0.8	—	—	V
4	С	voltage		5 V, I _{Load} = -20 mA	V _{DD} – 1.5	—	—	
	Ρ	high-drive strength		5 V, $I_{Load} = -10 \text{ mA}$	V _{DD} – 0.8	—		
	С			3 V, I _{Load} = -5 mA	V _{DD} – 0.8	_	—	
5	D	Output high current Max total I _{OH} for all ports	I _{OHT}	$V_{OUT} < V_{DD}$	0	—	-100	mA
	С	All I/O pins		5 V, I _{Load} = 4 mA	—	—	1.5	
	Ρ	(except PTF1/RESET)		5 V, I _{Load} = 2 mA	_	_	0.8	
6	С	low-drive strength	V _{OL}	3 V, I _{Load} = 1 mA	_	_	0.8	V
0	С	All I/O pins		5 V, I _{Load} = 20 mA	—	—	1.5	
	Ρ	Output low (Except PTF1/RESET)		5 V, I _{Load} = 10 mA	_	_	0.8	
	С	voltage high-drive strength		3 V, I _{Load} = 5 mA	_	_	0.8	
7	С	PTF1/RESET		5 V, I _{Load} = 3.2 mA	—	—	1.5	
8	Ρ			5 V, I _{Load} = 1.6 mA	_	_	0.8	
9	С			3 V, I _{Load} = 0.8 mA	_	_	0.8	
10	D	Output low current Max total I _{OL} for all ports	I _{OLT}	V _{OUT} > V _{SS}	0	—	100	mA
11	Ρ	Input high voltage; all digital inputs	V _{IH}	5V	$0.65 \times V_{DD}$	—	—	V
	С			3V	$0.7 ext{ x V}_{ ext{DD}}$	—	—	
12	Ρ	Input low voltage; all digital inputs	V _{IL}	5V	_	—	0.35 x V _{DD}	V
12	С			3V		—	$0.35 \times V_{DD}$	
13	С	Input hysteresis	V _{hys}		$0.06 \times V_{DD}$			V
14	Р	Input leakage current (per pin)	I _{In}	$V_{In} = V_{DD} \text{ or } V_{SS}$		—	1	μA
	Р	Hi-Z (off-state) leakage current (per pin)						
15		input/output port pins	I _{OZ}	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	—	1	μA
		PTF1/RESET, PTE5/XTAL pins		$V_{In} = V_{DD} \text{ or } V_{SS}$	—	—	2	μA
		Pullup or Pulldown ³ resistors; when enabled						
16	Р	I/O pins	R_{PU}, R_{PD}		17	37	52	kΩ
	С	PTF1/RESET ⁴	R _{PU}	-	17	37	52	kΩ
	D	DC injection current ^{5, 6, 7, 8}						
		Single pin limit		$V_{IN} > V_{DD}$	0	—	2	mA
17			I _{IC}	$V_{IN} < V_{SS}$	0	—	-0.2	mA
		Total MCU limit, includes		$V_{IN} > V_{DD}$	0	_	25	mA
		sum of all stressed pins		$V_{IN} < V_{SS}$	0	_	-5	mA

Table 7. DC Characteristics (continued)



- 7 All functional non-supply pins except PTF1/RESET are internally clamped to V_{SS} and V_{DD}
- 8 The PTF1/RESET pin does not have a clamp diode to V_DD. Do not drive this pin above V_DD.
- ⁹ Maximum is highest voltage that POR is guaranteed.

 10 Factory trimmed at V_{DD} = 5.0 V



Figure 5. Typical V_{OL} vs I_{OL} , High Drive Strength (except PTF1/RESET)



Figure 6. Typical V_{OL} vs I_{OL}, Low Drive Strength (except PTF1/RESET)



Num	с	Parameter	Symbol	V _{DD} (V)	Typ ¹	Max ²	Unit
10	С	LVD adder to stop3 (LVDE = LVDSE = 1)	S3I _{DDLVD}	5	110	180	μA
10				3	90	160	μA
11	С	Adder to stop3 for oscillator enabled ⁸ (EREFSTEN =1)	S3I _{DDOSC}	5,3	5	8	μA

Table 8. Supply Current Characteristics (continued)

¹ Typical values are based on characterization data at 25°C. See Figure 9 through Figure 14 for typical curves across temperature and voltage.

² Max values in this column apply for the full operating temperature range of the device unless otherwise noted.

³ All modules except ADC active, ICS configured for FBELP, and does not include any dc loads on port pins

⁴ All modules except ADC active, ICS configured for FEI, and does not include any dc loads on port pins

⁵ All modules except ADC active, ICS configured for FEI, and does not include any dc loads on port pins

⁶ Stop currents are tested in production for 25°C on all parts. Tests at other temperatures depend upon the part number suffix and maturity of the product. Freescale may eliminate a test insertion at a particular temperature from the production test flow once sufficient data has been collected and is approved.

⁷ Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode.

⁸ Values given under the following conditions: low range operation (RANGE = 0) with a 32.768kHz crystal and low power mode (HGO = 0).



Figure 9. Typical Run I_{DD} vs. Bus Frequency ($V_{DD} = 5V$)









Figure 11. Typical Run I_{DD} vs. Bus Frequency (V_{DD} = 3V)





Figure 14. Typical Stop I_{DD} vs. Temperature ($V_{DD} = 3V$)

2.8 External Oscillator (XOSC) Characteristics

Table 9. Oscillator Electrical Specifications

Num	С	Rating	Symbol	Min	Typ ¹	Max	Unit
		Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)					
		Low range (RANGE = 0)	f _{lo}	32	—	38.4	kHz
1	с	High range (RANGE = 1) FEE ² or FBE ³ mode	f _{hi}	1	—	16	MHz
		High range (RANGE = 1, HGO = 1) FBELP mode	f _{hi-hgo}	1	—	16	MHz
		High range (RANGE = 1, HGO = 0) FBELP mode	f _{hi-lp}	1	—	8	MHz
2	_	Load capacitors	C _{1,} C ₂	Se manufa	e crystal c cturer's re	r resonato	r ation.
		Feedback resistor					
3	—	Low range (32 kHz to 100 kHz)	R _F	—	10	_	MΩ
		High range (1 MHz to 16 MHz)		—	1	_	
		Series resistor					
		Low range, low gain (RANGE = 0, HGO = 0)		—	0	_	
		Low range, high gain (RANGE = $0, HGO = 1$)		—	100	—	
4		High range, low gain (RANGE = 1, HGO = 0)	Bo	—	0	_	kO
4		High range, high gain (RANGE = 1, HGO = 1)					K22
		≥ 8 MHz		—	0	0	
		4 MHz		—	0	10	
		1 MHz		—	0	20	



Num	С	Rating	Symbol	Min	Typ ¹	Max	Unit
		Crystal start-up time ⁴					
		Low range, low gain (RANGE = 0, HGO = 0)	t CSTL-LP	—	200	—	
5	т	Low range, high gain (RANGE = 0, HGO = 1)	t CSTL-HGO	—	400	—	ms
		High range, low gain (RANGE = 1, HGO = 0) ⁵	t CSTH-LP	—	5	—	
		High range, high gain (RANGE = 1, HGO = 1) ⁴	t CSTH-HGO	—	20	—	
		Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)					
6	-	FEE mode ²	f	0.03125	—	51.34	MHz
6	1	FBE mode ³	ⁱ extal	0	—	51.34	MHz
		FBELP mode		0	—	51.34	MHz

Table 9. Oscillator Electrical Specifications (continued)

¹ Typical data was characterized at 5.0 V, 25°C or is recommended value.

 2 The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

 3 The input clock source must be divided using RDIV to less than or equal to 39.0625 kHz.

⁴ This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

⁵ 4 MHz crystal



2.9 Internal Clock Source (ICS) Characteristics

Table 10. ICS Frequency Specifications

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
1a	Ρ	Average internal reference frequency — factory trimmed (consumer- and industrial-qualified devices) at V _{DD} = 5 V and temperature = 25°C	f _{int_t}	_	32.768	_	kHz
1b	Ρ	Average internal reference frequency — factory trimmed (automotive-qualified devices) at V _{DD} = 5 V and temperature = 25°C	f _{int_t}	_	31.25	_	kHz
2	Ρ	Internal reference frequency — user trimmed	f _{int_t}	31.25	_	39.06	kHz
3	Т	Internal reference start-up time	t _{irefst}		60	100	μS

MC9S08MP16 Series Data Sheet, Rev. 2



Num	С	Charae	cteristic	Symbol	Min	Typ ¹	Max	Unit
	Ρ		Low range (DRS=00)		16	—	20	
4	С	trimmed ²	Mid range (DRS=01)	f _{dco_t}	32	—	40	MHz
	Ρ		High range (DRS=10)		48	—	60	
	Ρ	DCO output frequency ²	Low range (DRS=00)		_	19.92	_	
5	Ρ	Reference = 32768 Hz and	Mid range (DRS=01)	f _{dco_DMX32}	_	39.85	_	MHz
	Ρ	DMX32 = 1	High range (DRS=10)		_	59.77	_	
6	С	Resolution of trimmed DCO outp temperature (using FTRIM)	ut frequency at fixed voltage and	$\Delta f_{dco_res_t}$		± 0.1	± 0.2	%f _{dco}
7	С	Resolution of trimmed DCO outp temperature (not using FTRIM)	ut frequency at fixed voltage and	$\Delta f_{dco_res_t}$		± 0.2	±0.4	%f _{dco}
8	Ρ	Total deviation of trimmed DCO c temperature	output frequency over voltage and	Δf_{dco_t}		± 0.8	±2	%f _{dco}
9	С	Total deviation of trimmed DCO o and temperature range of 0°C to	DCO output frequency over fixed voltage ⁶ 0°C to 70 °C		_	± 0.5	± 1	%f _{dco}
10	С	FLL acquisition time ³	3		_	_	1	ms
11	С	Long term jitter of DCO output clo	ock (averaged over 2-ms interval) ⁴	C _{Jitter}	_	0.02	0.2	%f _{dco}

Table 10. ICS Frequency Specifications (continued)

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

² The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

³ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁴ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.



С	Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
D	Conversion Time	Short Sample (ADLSMP=0)	t _{ADC}	_	20		ADCK	See ADC
	(Including sample time)	Long Sample (ADLSMP=1)			40	—	cycles	chapter in the Reference
D	Sample Time	Short Sample (ADLSMP=0)	t _{ADS}	_	3.5	—	ADCK	conversion time
		Long Sample (ADLSMP=1)			23.5	_	cycles	variances
Т	Temp Sensor	-40°C to 25°C	m	_	3.266	_	mV/°C	
	Slope	25°C to 125°C			3.638	_		
Т	Temp Sensor Voltage	25°C	V _{TEMP25}	_	1.396	_	mV	
Т	Total Unadjusted	12 bit mode	E _{TUE}	_	±3.0	±6.5	LSB ²	Includes
Р	Error	10 bit mode			±1	±2.5		quantization
Т		8 bit mode		_	±0.5	±1.0		
Т	Differential	12 bit mode	DNL		±1.75	±3.5	LSB ²	
Р	Non-Linearity	10 bit mode ³		_	±0.5	±1.0		
Т		8 bit mode ³			±0.3	±0.5		
Т	Integral	12 bit mode	INL		±1.5	±4.5	LSB ²	
Р	Non-Linearity	10 bit mode			±0.5	±1.0		
Т		8 bit mode			±0.3	±0.5		
Т	Zero-Scale Error	12 bit mode	E _{ZS}	_	±1.5	0.0/ -3.0	LSB ²	$V_{ADIN} = V_{SSAD}$
Р		10 bit mode		_	±0.5	±1.5		
Т		8 bit mode			±0.5	±0.5		
Т	Full-Scale Error	12 bit mode	E _{FS}	_	±1.0	+1.75/ -1.25	LSB ²	$V_{ADIN} = V_{DDAD}$
Т		10 bit mode		_	±0.5	±1		
Т		8 bit mode			±0.5	±0.5		
D	Quantization Error	12 bit mode	EQ		-1 to 0	_	LSB ²	
		10 bit mode			—	±0.5		
		8 bit mode			_	±0.5		
D	Input Leakage Error	12 bit mode	E _{IL}	—	±1	—	LSB ²	Pad leakage ⁴ *
		10 bit mode		—	±0.2	±2.5]	H _{AS}
		8 bit mode		—	±0.1	±1	1	

Table 12. 12-bit ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$) (continued)

¹ Typical values assume V_{DDAD} = 5.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{\text{REFH}} - V_{\text{REFL}})/2^{N}$

³ Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.



2.11 Digital to Analog (DAC) Characteristics

- The accuracy at worst case: +/- 1.5% maximum
- The settling time must be less than 100 ns
- When changing the output voltage level, the voltage glitch cannot be completely eliminated

Table 13. 5-bit DAC Characteristics

Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
2	D	Supply current adder (enabled)	I _{DDAC}	—	_	20	μA
3	D	DAC reference inputs	Vin	V _{SSA}	_	V _{DDA}	V
5	D	DAC step size	V _{step}	$0.75\times V_{in}\!/32$	V _{in} /32	$1.25\times V_{in}\!/32$	V
6	D	DAC voltage range	V _{dacout}	V _{in} /32	_	V _{in}	V

2.12 High Speed Comparator (HSCMP) Characteristics

Table 14. High Speed Comparator Electrical Specifications

Num	С	Characteristic ¹	Symbol	Min	Typical	Мах	Unit
1	D	Supply current, High Speed Mode (EN=1, PMODE=1)	I _{DDAHS}	_	200		μA
2	D	Supply current, Low Speed Mode (EN=1, PMODE=0)	IDDALS	—	10		μA
3	—	Analog input voltage	V _{AIN}	V _{SSA}	—	V _{DDA}	V
4	Р	Analog input offset voltage	V _{AIO}	—	5	40	mV
5	С	Analog Comparator hysteresis	V _H	3.0	9	20.0	mV
6	Т	Propagation Delay, High Speed Mode (EN=1, PMODE=1)	t _{DHS} 2	—	70	120	ns
7	Т	Propagation Delay, Low Speed Mode (EN=1, PMODE=0)	t _{DLS} ²	_	400	600	ns
8	D	Analog comparator initialization delay	t _{AINIT}	—	400	—	ns

¹ All timing assumes slew rate control disabled and high drive strength enabled.

² Delay from analog input to the CMPxOUT output pin. Measured with an input waveform that switches 30 mV above and below the reference.

2.13 Programmable Gain Amplifier (PGA) Characteristics

Table 15. Programmable Gain Amplifier Electrical Specifications

Num	С	Parameter	Symbol	Min	Typical	Мах	Unit
1	Т	Supply current adder • normal mode (LP=0) • low power mode (LP=1)	I _{DDON}		450 250	550 300	uA
2	Т	Supply current adder (stand-by)	IDDAOFF	—	1	10	nA
3	Т	Absolute analog input level	V _{IL}	V _{SSA}	V _{DDA} /2	V _{DDA}	V



Num	С	Rating	Symbol	Min	Typ ¹	Мах	Unit
7	D	Keyboard interrupt pulse width Asynchronous path ⁴ Synchronous path ⁵	t _{ILIH,} t _{IHIL}	100 1.5 x t _{cyc}			ns
8	С	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) ⁶ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		40 75		ns
		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) ⁶ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		11 35		ns

Table 16. Control Timing (continued)

¹ Typical values are based on characterization data at V_{DD} = 5.0V, 25°C unless otherwise stated.

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

- ³ To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.
- ⁴ This is the minimum pulse width that is guaranteed to be recognized as a keyboard interrupt request in stop mode.
- ⁵ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- ⁶ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40°C to 125°C.



Figure 18. KBIxPn Timing

2.14.2 FTM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the FTM timer counter. These synchronizers operate from the current ICSOUT clock. The ICSOUT clock period = $0.5 \times t_{cvc} = 1/(f_{Bus} \times 2)$.

No.	С	Function	Symbol	Min	Мах	Unit
1	D	External clock frequency	f _{TCLK}	0	f _{ICSOUT} /4 ¹	Hz
2	D	External clock period	t _{TCLK}	2	—	t _{cyc}
3	D	External clock high time	t _{clkh}	0.75	—	t _{cyc}

Table 17. FTM Input Timing



No.	С	Function	Symbol	Min	Max	Unit
4	D	External clock low time	t _{ciki}	0.75	—	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	0.75	—	t _{cyc}

Table 17. FTM Input Timing (continued)

¹ The maximum external clock frequency is limited to 10MHz due to input filter characteristics.





Figure 20. FTM Input Capture Pulse

2.14.3 MTIM Module Timing

Synchronizer circuits determine the fastest clock that can be used as the optional external clock source to the MTIM timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Мах	Unit
1	D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
2	D	External clock period	t _{TCLK}	4	—	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	—	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	—	t _{cyc}

Table 18. MTIM Input Timing





2.14.4 SPI

Table 19 and Figure 22 through Figure 25 describe the timing requirements for the SPI system.

Num ¹	С	Rating ²	Symbol	Min	Max	Unit
1	D	Cycle time Master Slave	t _{SCK} t _{SCK}	2 4	4096 —	t _{cyc} t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead} t _{Lead}	 1/2	1/2	t _{SCK} t _{SCK}
3	D	Enable lag time Master Slave	t _{Lag} t _{Lag}	 1/2	1/2	t _{SCK} t _{SCK}
4	D	Clock (SPSCK) high time Master and Slave	t _{SCKH}	1/2 t _{SCK} – 25	_	ns
5	D	Clock (SPSCK) low time Master and Slave	t _{SCKL}	1/2 t _{SCK} – 25	_	ns
6	D	Data setup time (inputs) Master Slave	t _{SI(M)} t _{SI(S)}	30 30		ns ns
7	D	Data hold time (inputs) Master Slave	t _{HI(M)} t _{HI(S)}	30 30		ns ns
8	D	Access time, slave ³	t _A	0	40	ns
9	D	Disable time, slave ⁴	t _{dis}	_	40	ns
10	D	Data setup time (outputs) Master Slave	t _{SO} t _{SO}		25 25	ns ns
11	D	Data hold time (outputs) Master Slave	t _{HO} t _{HO}	-10 -10		ns ns
12	D	Operating frequency Master (SPIFE=0) Slave (SPIFE=0) Master (SPIFE=1) Slave (SPIFE=1)	f _{op}	f _{Bus} /4096 dc f _{Bus} /4096 dc	8 ⁵ f _{Bus} /4 5 ⁶ 5 ⁶	MHz MHz MHz

Table 19. SPI Electrical Characteristics

Refer to Figure 22 through Figure 25.
 All timing is shown with respect to 20% V_{DD} and 70% V_{DD}, unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.

³ Time to data active from high-impedance state.

⁴ Hold time to high-impedance state.

⁵ Maximum baud rate must be limited to 8 MHz.

⁶ Maximum baud rate must be limited to 5 MHz due to input filter characteristics.





NOTES:

1. \overline{SS} output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 22. SPI Master Timing (CPHA = 0)



2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 23. SPI Master Timing (CPHA = 1)

MC9S08MP16 Series Data Sheet, Rev. 2





1. Not defined but normally MSB of character just received **Figure 24. SPI Slave Timing (CPHA = 0)**

