



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	51.34MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 13x12b; D/A 3x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08mp16vwl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Table of Contents**

Pin A	ssignments4
Elect	rical Characteristics
2.1	Introduction
2.2	Parameter Classification
2.3	Absolute Maximum Ratings
2.4	Thermal Characteristics
2.5	ESD Protection and Latch-Up Immunity11
2.6	DC Characteristics
2.7	Supply Current Characteristics
2.8	External Oscillator (XOSC) Characteristics
2.9	Internal Clock Source (ICS) Characteristics
2.10	ADC Characteristics
2.11	Digital to Analog (DAC) Characteristics
2.12	High Speed Comparator (HSCMP) Characteristics26
	Pin A Elect 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11 2.12

2.14.1 Control Timing 27
2.14.2 FTM Module Timing
2.14.3 MTIM Module Timing 29
2.14.4 SPI
2.15 Flash Memory Specifications
2.16 EMC Performance
2.16.1 Radiated Emissions
3 Ordering Information 34
3.1 Device Numbering Scheme
4 Package Information 35
5 Related Documentation
6 Revision History 35

#### **Pin Assignments**





Figure 3. MC9S08MP16 Series in 32-Pin LQFP Package



#### **Pin Assignments**



Figure 4. MC9S08MP16 Series in 28-Pin SOIC Package

\_\_\_\_\_

**Pin Assignments** 

F	in Numbe	er		< Lowest	Priority	> Highest	
48	32 LQFP	28	Port Pin	Alt 1	Alt 2	Alt3	Alt4
1	3	5	PTC4	KBI2P4	FTM2CH4		
2	4	6	PTC5	KBI2P5	FTM2CH5		
3	5	7	PTC6	KBI2P6	FTM2FAULT		
4			PTC7	KBI2P7	TCLK <sup>1</sup>		
5	_	_	PTD0	KBI3P0	SDA <sup>5</sup>		
6	—		PTD1	KBI3P1	SCL <sup>5</sup>		
7	_	_	PTD2	KBI3P2	PDB1OUT		
8		_	PTD3	KBI3P3	FTM1FAULT		
9	6	8					V <sub>SS1</sub>
10	7	9					V <sub>DD1</sub>
11	8	10	PTA0	SDA <sup>5</sup>	TxD		
12	9	11	PTA1	SCL <sup>5</sup>	RxD		
13	10	12	PTA2	SDA <sup>5</sup>	FTM1CH0		
14	11	13	PTA3	SCL <sup>5</sup>	FTM1CH1		
15	—	_	PTD4	KBI3P4	PDB2OUT		
16	—	_	PTD5	KBI3P5	CMP1OUT		
17	—	_	PTD6	KBI3P6	CMP2OUT <sup>2</sup>		
18			PTD7	KBI3P7	CMP3OUT <sup>3</sup>		
19	12	14	PTF1	RESET <sup>4</sup>			
20	—	_	PTF2				
21	13	15	PTA4	TCLK <sup>1</sup>	SDA <sup>5</sup>	SS	
22	14	16	PTA5		SCL <sup>5</sup>	MISO	
23	15	17	PTA6			MOSI	
24	16	18	PTA7			SPSCK	
25	—	_	PTE0		ADP8		
26	_	_	PTE1		ADP9		
27			PTE2		ADP10		
28	17	19	PTB0	KBI1P0	ADP0 <sup>6</sup>	CIN1 <sup>6</sup>	
29	18	20	PTB1	KBI1P1	ADP1 <sup>6</sup>	C2IN2 <sup>6</sup>	
30	19	21	PTB2	KBI1P2	ADP2 <sup>6</sup>	C1IN2 <sup>6</sup>	PGA+ <sup>6</sup>
31	20	22	PTB3	KBI1P3	ADP3 <sup>6</sup>	C3IN2 <sup>6</sup>	PGA- <sup>6</sup>
32	21	23					V <sub>DDA</sub> /V <sub>REFH</sub>
33	22	24					V <sub>SSA</sub> /V <sub>REFL</sub>
34	—	_	PTE3		ADP11 <sup>6</sup>	C1IN3 <sup>6</sup>	

Table 1. Pin Availability by P	Package Pin-Count
--------------------------------	-------------------

MC9S08MP16 Series Data Sheet, Rev. 2



### 2.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Paramete	er Classifications
-------------------	--------------------

Р	Those parameters that are guaranteed during production testing on each individual device.
С	Those parameters that are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters that are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters that are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 2.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

Table 3. Absolute	Maximum	Ratings
-------------------	---------	---------

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to +5.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	–0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	Ι <sub>D</sub>	± 25	mA
Storage temperature range	T <sub>stg</sub>	–55 to 150	°C

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins, except for PTF1/RESET are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

## 2.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Model	Description	Symbol	Value	Unit
Human	Series resistance	R1	1500	Ω
Body	Storage capacitance	С	100	pF
	Number of pulses per pin	—	3	
Latch-up	Minimum input voltage limit		- 2.5	V
	Maximum input voltage limit		7.5	V

Table 5. ESD and Latch-up Test Conditions

#### Table 6. ESD and Latch-Up Protection Characteristics

No.	Rating <sup>1</sup>	Symbol	Min	Мах	Unit
1	Human body model (HBM)	V <sub>HBM</sub>	$\pm2000$	—	V
2	Charge device model (CDM)	V <sub>CDM</sub>	$\pm500$	—	V
3	Latch-up current at $T_A = 125^{\circ}C$	I <sub>LAT</sub>	± 100	_	mA

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

### 2.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

### Table 7. DC Characteristics

Num	С	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
1		Operating Voltage	V <sub>DD</sub>		2.7	—	5.5	V
2		Analog Supply voltage delta to $V_{DD} (V_{DD} - V_{DDA})^{(2)}$	$\Delta V_{DDA}$		_	0	±100	mV
3	—	Analog Ground voltage delta to $V_{SS} (V_{SS} - V_{SSA})^{(2)}$	$\Delta V_{SSA}$		_	0	±100	mV



Num	С	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
	С	All I/O pins (except PTF1/RESET)		5 V, I <sub>Load</sub> = -4 mA	V <sub>DD</sub> – 1.5	_	—	
	Р	low-drive strength		5 V, I <sub>Load</sub> = -2 mA	V <sub>DD</sub> – 0.8	—	—	
4	С	Output high	V <sub>OH</sub>	3 V, I <sub>Load</sub> = −1 mA	V <sub>DD</sub> – 0.8	—	—	V
4	С	voltage		5 V, I <sub>Load</sub> = -20 mA	V <sub>DD</sub> – 1.5	—	—	
	Ρ	high-drive strength		5 V, $I_{Load} = -10 \text{ mA}$	V <sub>DD</sub> – 0.8	—		
	С			3 V, I <sub>Load</sub> = -5 mA	V <sub>DD</sub> – 0.8	_	—	
5	D	Output high current Max total I <sub>OH</sub> for all ports	I <sub>OHT</sub>	$V_{OUT} < V_{DD}$	0	—	-100	mA
	С	All I/O pins		5 V, I <sub>Load</sub> = 4 mA	—	—	1.5	
	Ρ	(except PTF1/RESET)		5 V, I <sub>Load</sub> = 2 mA	_	_	0.8	
6	С	low-drive strength	V <sub>OL</sub>	3 V, I <sub>Load</sub> = 1 mA	_	_	0.8	V
0	С	All I/O pins		5 V, I <sub>Load</sub> = 20 mA	—	—	1.5	
	Ρ	Output low (Except PTF1/RESET)		5 V, I <sub>Load</sub> = 10 mA	_	_	0.8	
	С	voltage high-drive strength		3 V, I <sub>Load</sub> = 5 mA	_	_	0.8	
7	С	PTF1/RESET		5 V, I <sub>Load</sub> = 3.2 mA	—	—	1.5	
8	Ρ			5 V, I <sub>Load</sub> = 1.6 mA	_	_	0.8	
9	С			3 V, I <sub>Load</sub> = 0.8 mA	_	_	0.8	
10	D	Output low current Max total I <sub>OL</sub> for all ports	I <sub>OLT</sub>	V <sub>OUT</sub> > V <sub>SS</sub>	0	—	100	mA
11	Ρ	Input high voltage; all digital inputs	V <sub>IH</sub>	5V	$0.65 \times V_{DD}$	—	—	V
	С			3V	$0.7  ext{ x V}_{ ext{DD}}$	—	—	
12	Ρ	Input low voltage; all digital inputs	V <sub>IL</sub>	5V	_	—	0.35 x V <sub>DD</sub>	V
12	С			3V		—	$0.35 \times V_{DD}$	
13	С	Input hysteresis	V <sub>hys</sub>		$0.06 \times V_{DD}$			V
14	Р	Input leakage current (per pin)	I <sub>In</sub>	$V_{In} = V_{DD} \text{ or } V_{SS}$		—	1	μA
	Р	Hi-Z (off-state) leakage current (per pin)						
15		input/output port pins	I <sub>OZ</sub>	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	—	1	μA
		PTF1/RESET, PTE5/XTAL pins		$V_{In} = V_{DD} \text{ or } V_{SS}$	—	—	2	μA
		Pullup or Pulldown <sup>3</sup> resistors; when enabled						
16	Р	I/O pins	$R_{PU}, R_{PD}$		17	37	52	kΩ
	С	PTF1/RESET <sup>4</sup>	R <sub>PU</sub>	-	17	37	52	kΩ
	D	DC injection current <sup>5, 6, 7, 8</sup>						
		Single pin limit		$V_{IN} > V_{DD}$	0	—	2	mA
17			I <sub>IC</sub>	$V_{IN} < V_{SS}$	0	—	-0.2	mA
		Total MCU limit, includes		$V_{IN} > V_{DD}$	0	_	25	mA
		sum of all stressed pins		$V_{IN} < V_{SS}$	0	_	-5	mA

### Table 7. DC Characteristics (continued)



- $^7$  All functional non-supply pins except PTF1/RESET are internally clamped to V\_{SS} and V\_{DD}
- $^{8}$  The PTF1/RESET pin does not have a clamp diode to V\_DD. Do not drive this pin above V\_DD.
- <sup>9</sup> Maximum is highest voltage that POR is guaranteed.

 $^{10}$  Factory trimmed at  $V_{\text{DD}}$  = 5.0 V



Figure 5. Typical  $V_{OL}$  vs  $I_{OL}$ , High Drive Strength (except PTF1/RESET)



Figure 6. Typical V<sub>OL</sub> vs I<sub>OL</sub>, Low Drive Strength (except PTF1/RESET)





Figure 7. Typical  $V_{DD} - V_{OH}$  vs I<sub>OH</sub>, High Drive Strength



Figure 8. Typical V<sub>DD</sub> – V<sub>OH</sub> vs I<sub>OH</sub>, Low Drive Strength

### 2.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

#### **Table 8. Supply Current Characteristics**

Num	с	Parameter	Symbol	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max <sup>2</sup>	Unit
1	С	Run supply current measured at	Blas	5	2.16	3	mΔ
	С	$(CPU Clock = 4 MHz, t_{Bus} = 2 MHz)$	טטייי	3	1.8	2.5	ШA
2	Ρ	Run supply current <sup>3</sup> measured at	Blaa	5	5.26	7.5	mΔ
2	С	(CPU clock = 16 MHz, t <sub>Bus</sub> = 8 MHz)	ם מייי	3	4.92	7	ША









Figure 11. Typical Run  $I_{DD}$  vs. Bus Frequency ( $V_{DD}$  = 3V)



Num	С	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
		Crystal start-up time <sup>4</sup>					
		Low range, low gain (RANGE = 0, HGO = 0)	t CSTL-LP	—	200	—	
5	т	Low range, high gain (RANGE = 0, HGO = 1)	t CSTL-HGO	—	400	—	ms
		High range, low gain (RANGE = 1, HGO = $0$ ) <sup>5</sup>	t CSTH-LP	—	5	—	
		High range, high gain (RANGE = 1, HGO = 1) <sup>4</sup>	t CSTH-HGO	—	20	—	
		Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)					
6	-	FEE mode <sup>2</sup>	f	0.03125	—	51.34	MHz
6 T	FBE mode <sup>3</sup>	<sup>i</sup> extal	0	—	51.34	MHz	
		FBELP mode		0	—	51.34	MHz

### Table 9. Oscillator Electrical Specifications (continued)

<sup>1</sup> Typical data was characterized at 5.0 V, 25°C or is recommended value.

 $^2$  The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

 $^3$  The input clock source must be divided using RDIV to less than or equal to 39.0625 kHz.

<sup>4</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

<sup>5</sup> 4 MHz crystal



### 2.9 Internal Clock Source (ICS) Characteristics

### **Table 10. ICS Frequency Specifications**

Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1a	Ρ	Average internal reference frequency — factory trimmed (consumer- and industrial-qualified devices) at V <sub>DD</sub> = 5 V and temperature = 25°C	f <sub>int_t</sub>	_	32.768	_	kHz
1b	Ρ	Average internal reference frequency — factory trimmed (automotive-qualified devices) at V <sub>DD</sub> = 5 V and temperature = 25°C	f <sub>int_t</sub>	_	31.25	_	kHz
2	Ρ	Internal reference frequency — user trimmed	f <sub>int_t</sub>	31.25	_	39.06	kHz
3	Т	Internal reference start-up time	t <sub>irefst</sub>		60	100	μS

### MC9S08MP16 Series Data Sheet, Rev. 2







## 2.10 ADC Characteristics

Characteristic	Conditions	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply voltage	Absolute	V <sub>DDA</sub>	2.7	—	5.5	V	
Input Voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	—	V <sub>REFH</sub>	V	
Input Capacitance		C <sub>ADIN</sub>	—	4.5	5.5	pF	
Input Resistance		R <sub>ADIN</sub>	—	3	5	kΩ	
Analog Source Resistance	12 bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz	R <sub>AS</sub>	_		2 5	kΩ	External to MCU
	10 bit mode $f_{ADCK} > 4MHz$ $f_{ADCK} < 4MHz$ 8 bit mode (all valid faces)				5 10		
ADC Conversion	High Speed (ADLPC=0)	f <sub>ADCK</sub>	0.4		8.0	MHz	
Clock Freq.	Low Power (ADLPC=1)		0.4		4.0		

Table 11. 12-bit ADC Operating Conditions

Typical values assume  $V_{DDAD}$  = 5.0V, Temp = 25°C, f<sub>ADCK</sub>=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

1

<sup>1.</sup> Based on the average of several hundred units from a typical characterization lot.



С

Т

#### **Electrical Characteristics**



Figure 16. ADC Input Impedance Equivalency Diagram

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply Current ADLPC=1 ADLSMP=1 ADCO=1		I <sub>DDA</sub>	—	133	_	μA	

Table 12. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ )

т	Cumple Cumpant							
	ADLPC=1 ADLSMP=0 ADCO=1		I <sub>DDA</sub>	_	218	_	μΑ	
Т	Supply Current ADLPC=0 ADLSMP=1 ADCO=1		I <sub>DDA</sub>		327		μA	
Т	Supply Current ADLPC=0 ADLSMP=0 ADCO=1		I <sub>DDA</sub>		0.582		mA	
Р	ADC Asynchronous	High Speed (ADLPC=0)	f <sub>ADACK</sub>	2	3.3	5	MHz	t <sub>ADACK</sub> =
	Clock Source	Low Power (ADLPC=1)		1.25	2	3.3		1/1ADACK



Num	С	Parameter	Symbol	Min	Typical	Мах	Unit
4	D	Differential input voltage	V <sub>DIFFMAX</sub>	$-\left(\frac{V_{DDA}-1.4}{2\times Gain}\right)$	0	$\frac{V_{DDA}-1.4}{2 \times Gain}$	V
5	Т	Linearity (@ voltage gain) <sup>1</sup> • 1x • 2x • 4x • 8x • 16x • 32x	Lv	1 – 1/2 LSB 2 – 1/2 LSB 4 – 1 LSB 8 – 1 LSB 16 – 4 LSB 32 – 4 LSB	1 2 4 8 16 32	1 + 1/2 LSB 2 + 1/2 LSB 4 + 1 LSB 8 + 1 LSB 16 + 4 LSB 32 + 4 LSB	V/V
6	Т	Max gain error	E <sub>G</sub>		1	2	%
7a	D	PGA clock • normal mode (LP=0) • low power mode (LP=1)	f <sub>PGA</sub>		8 <sup>2</sup> 4	8 <sup>2</sup> 4	MHz
7b	D	PGA sampling frequency <sup>3</sup>	f <sub>SAMPL</sub>	_	$\frac{1}{\left(\frac{12+18 \times \text{NUM\_CLK\_GS}}{f_{PGA}}\right) + \frac{43}{f_{ADC}} + \frac{5}{f_{BUS}}}$	_	Samples per second
8	D	Input signal bandwidth	BW	0	f <sub>SAMPL</sub> ÷ 8	f <sub>SAMPL</sub> ÷ 2	Hz
9	D	Charge pump clock frequency	f <sub>cpclk</sub>	100	f <sub>PGA</sub> ÷ 4	—	Hz

### Table 15. Programmable Gain Amplifier Electrical Specifications (continued)

<sup>1</sup> LSB in 12-bit resolution

 $^2~$  8 MHz is required for PGA achieving 1  $\mu s$  sampling time.

 $^3\,$  ADC in 12-bit mode, long sampling time,  $f_{ADC}$  =  $f_{PGA}$ 

### 2.14 AC Characteristics

This section describes timing characteristics for each peripheral system.

### 2.14.1 Control Timing

### Table 16. Control Timing

Num	С	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	П	Bus frequency -40 to 105 °C	f <sub>Bus</sub>	DC	—	25.67	MHz
	D	$(t_{cyc} = 1/f_{Bus})$ -40 to 125 °C	f <sub>Bus</sub>	DC	—	20	MHz
2	Ρ	Internal low power oscillator period	t <sub>LPO</sub>	700	—	1300	μS
3	D	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100	—	—	ns
4	D	Reset low drive	t <sub>rstdrv</sub>	34 x t <sub>cyc</sub>	—	—	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	—	—	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>	t <sub>MSH</sub>	100	—	—	μS



Num	С	Rating	Symbol	Min	Typ <sup>1</sup>	Мах	Unit
7	D	Keyboard interrupt pulse width Asynchronous path <sup>4</sup> Synchronous path <sup>5</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>			ns
8	С	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) <sup>6</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		40 75	_	ns
		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) <sup>6</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		11 35		ns

### Table 16. Control Timing (continued)

<sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 5.0V, 25°C unless otherwise stated.

<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

- <sup>3</sup> To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.
- <sup>4</sup> This is the minimum pulse width that is guaranteed to be recognized as a keyboard interrupt request in stop mode.
- <sup>5</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- <sup>6</sup> Timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> levels. Temperature range –40°C to 125°C.



Figure 18. KBIxPn Timing

### 2.14.2 FTM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the FTM timer counter. These synchronizers operate from the current ICSOUT clock. The ICSOUT clock period =  $0.5 \times t_{cvc} = 1/(f_{Bus} \times 2)$ .

No.	С	Function	Symbol	Min	Мах	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>ICSOUT</sub> /4 <sup>1</sup>	Hz
2	D	External clock period	t <sub>TCLK</sub>	2	—	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	0.75	—	t <sub>cyc</sub>

#### Table 17. FTM Input Timing



No.	С	Function	Symbol	Min	Max	Unit
4	D	External clock low time	t <sub>ciki</sub>	0.75	—	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	0.75	—	t <sub>cyc</sub>

Table 17. FTM Input Timing (continued)

<sup>1</sup> The maximum external clock frequency is limited to 10MHz due to input filter characteristics.





Figure 20. FTM Input Capture Pulse

### 2.14.3 MTIM Module Timing

Synchronizer circuits determine the fastest clock that can be used as the optional external clock source to the MTIM timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Мах	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
2	D	External clock period	t <sub>TCLK</sub>	4	—	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	—	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	—	t <sub>cyc</sub>

Table 18. MTIM Input Timing







NOTES:

1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 22. SPI Master Timing (CPHA = 0)



2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 23. SPI Master Timing (CPHA = 1)

MC9S08MP16 Series Data Sheet, Rev. 2





1. Not defined but normally MSB of character just received **Figure 24. SPI Slave Timing (CPHA = 0)** 





### 2.15 Flash Memory Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

Num	С	Characteristic	Symbol	Min	Typical	Мах	Unit
1		Supply voltage for program/erase -40°C to 125°C	V <sub>prog/erase</sub>	2.7		5.5	V
2		Supply voltage for read operation	V <sub>Read</sub>	2.7		5.5	V
3	_	Internal FCLK frequency <sup>1</sup>	f <sub>FCLK</sub>	150		200	kHz
4		Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5		6.67	μs
5	С	Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>	9			t <sub>Fcyc</sub>
6	_	Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>	4		t <sub>Fcyc</sub>	
7	D	Page erase time <sup>2</sup>	t <sub>Page</sub>	4000		t <sub>Fcyc</sub>	
8	D	Mass erase time <sup>2</sup>	t <sub>Mass</sub>	20,000		t <sub>Fcyc</sub>	
9	С	Byte program current <sup>3</sup>	R <sub>IDDBP</sub>	_	4	_	mA
10	С	Page erase current <sup>3</sup>	R <sub>IDDPE</sub>	_	6	—	mA
11	С	Program/erase endurance <sup>4</sup> T <sub>L</sub> to T <sub>H</sub> = $-40^{\circ}$ C to + 125°C T = 25°C		10,000	 100,000		cycles
12	С	Data retention <sup>5</sup>	t <sub>D_ret</sub>	15	100	_	years

Table 20.	Flash	Memory	Characteristics
-----------	-------	--------	-----------------

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

- <sup>3</sup> The program and erase currents are additional to the standard run  $I_{DD}$ . These values are measured at room temperatures with  $V_{DD} = 5.0 \text{ V}$ , bus frequency = 4.0 MHz.
- <sup>4</sup> **Typical endurance for Flash** is based upon the intrinsic bit cell performance. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory.*
- <sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory.*

## 2.16 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 2.16.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a



### 3.1 Device Numbering Scheme

Example of the device numbering system:



# 4 Package Information

The latest package outline drawings are available on the product summary pages on our web site: http://www.freescale.com/8bit. The following table lists the document numbers per package. Use these numbers in the web page's keyword search engine to find the latest package outline drawings.

### NOTE

The 32 LQFP and 28 SOIC are not qualified to meet automotive requirements.

Table 23.	Package	Descriptions
-----------	---------	--------------

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
48	Low Quad Flat Pack	LQFP	LF	932-03	98ASH00962A
32	Low Quad Flat Pack	LQFP	LC	873A-03	98ASH70029A
28	Small Outline Integrated Circuit	SOIC	WL	751F-05	98ASB42345B

# 5 Related Documentation

Find the most current versions of all documents at http://www.freescale.com.

Reference Manual (MC9S08MP16RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

# 6 Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web are the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://www.freescale.com