



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	40
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 13x12b; D/A 3x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08mp16e2mlfr">https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08mp16e2mlfr</a>

# Table of Contents

1	Pin Assignments . . . . .	4	2.13	Programmable Gain Amplifier (PGA) Characteristics .	26
2	Electrical Characteristics . . . . .	8	2.14	AC Characteristics . . . . .	27
2.1	Introduction . . . . .	8	2.14.1	Control Timing . . . . .	27
2.2	Parameter Classification . . . . .	9	2.14.2	FTM Module Timing . . . . .	28
2.3	Absolute Maximum Ratings . . . . .	9	2.14.3	MTIM Module Timing . . . . .	29
2.4	Thermal Characteristics . . . . .	10	2.14.4	SPI . . . . .	30
2.5	ESD Protection and Latch-Up Immunity . . . . .	11	2.15	Flash Memory Specifications . . . . .	33
2.6	DC Characteristics . . . . .	11	2.16	EMC Performance . . . . .	33
2.7	Supply Current Characteristics . . . . .	15	2.16.1	Radiated Emissions . . . . .	33
2.8	External Oscillator (XOSC) Characteristics . . . . .	20	3	Ordering Information . . . . .	34
2.9	Internal Clock Source (ICS) Characteristics . . . . .	21	3.1	Device Numbering Scheme . . . . .	35
2.10	ADC Characteristics . . . . .	23	4	Package Information . . . . .	35
2.11	Digital to Analog (DAC) Characteristics . . . . .	26	5	Related Documentation . . . . .	35
2.12	High Speed Comparator (HSCMP) Characteristics . . . . .	26	6	Revision History . . . . .	35



**Notes:** When PTF1 is configured as  $\overline{\text{RESET}}$ , pin becomes bi-directional with output being open-drain drive containing an internal pull-up device.

When PTF0 is configured as BKGD, pin becomes bi-directional.

$V_{DD2}$  pad is tied internally on 32-pin and 28-pin packages,

$V_{SS2}$  pad is tied internally on 28-pin packages

**Figure 1. MC9S08MP16 Series Block Diagram**

Table 1. Pin Availability by Package Pin-Count

Pin Number			<-- Lowest Priority --> Highest				
48	32 LQFP	28	Port Pin	Alt 1	Alt 2	Alt3	Alt4
1	3	5	PTC4	KBI2P4	FTM2CH4		
2	4	6	PTC5	KBI2P5	FTM2CH5		
3	5	7	PTC6	KBI2P6	FTM2FAULT		
4	—	—	PTC7	KBI2P7	TCLK <sup>1</sup>		
5	—	—	PTD0	KBI3P0	SDA <sup>5</sup>		
6	—	—	PTD1	KBI3P1	SCL <sup>5</sup>		
7	—	—	PTD2	KBI3P2	PDB1OUT		
8	—	—	PTD3	KBI3P3	FTM1FAULT		
9	6	8					V <sub>SS1</sub>
10	7	9					V <sub>DD1</sub>
11	8	10	PTA0	SDA <sup>5</sup>	TxD		
12	9	11	PTA1	SCL <sup>5</sup>	RxD		
13	10	12	PTA2	SDA <sup>5</sup>	FTM1CH0		
14	11	13	PTA3	SCL <sup>5</sup>	FTM1CH1		
15	—	—	PTD4	KBI3P4	PDB2OUT		
16	—	—	PTD5	KBI3P5	CMP1OUT		
17	—	—	PTD6	KBI3P6	CMP2OUT <sup>2</sup>		
18	—	—	PTD7	KBI3P7	CMP3OUT <sup>3</sup>		
19	12	14	PTF1	RESET <sup>4</sup>			
20	—	—	PTF2				
21	13	15	PTA4	TCLK <sup>1</sup>	SDA <sup>5</sup>	SS	
22	14	16	PTA5		SCL <sup>5</sup>	MISO	
23	15	17	PTA6			MOSI	
24	16	18	PTA7			SPSCK	
25	—	—	PTE0		ADP8		
26	—	—	PTE1		ADP9		
27	—	—	PTE2		ADP10		
28	17	19	PTB0	KBI1P0	ADP0 <sup>6</sup>	C1IN1 <sup>6</sup>	
29	18	20	PTB1	KBI1P1	ADP1 <sup>6</sup>	C2IN2 <sup>6</sup>	
30	19	21	PTB2	KBI1P2	ADP2 <sup>6</sup>	C1IN2 <sup>6</sup>	PGA+ <sup>6</sup>
31	20	22	PTB3	KBI1P3	ADP3 <sup>6</sup>	C3IN2 <sup>6</sup>	PGA- <sup>6</sup>
32	21	23					V <sub>DDA</sub> /V <sub>REFH</sub>
33	22	24					V <sub>SSA</sub> /V <sub>REFL</sub>
34	—	—	PTE3		ADP11 <sup>6</sup>	C1IN3 <sup>6</sup>	

**Table 1. Pin Availability by Package Pin-Count (continued)**

Pin Number			<-- Lowest Priority --> Highest				
48	32 LQFP	28	Port Pin	Alt 1	Alt 2	Alt3	Alt4
35	—	—	PTE4		ADP12 <sup>6</sup>	C1IN4 <sup>6</sup>	
36	23	25	PTB4	KBI1P4		ADP4 <sup>6</sup>	C2IN3 <sup>6</sup>
37	24	26	PTB5	KBI1P5	CMP2OUT <sup>2</sup>	ADP5 <sup>6</sup>	C2IN4 <sup>6</sup>
38	25	27	PTB6	KBI1P6	CMP3OUT <sup>3</sup>	ADP6 <sup>6</sup>	C3IN3 <sup>6</sup>
39	26	—	PTB7	KBI1P7		ADP7 <sup>6</sup>	C3IN4 <sup>6</sup>
40	27	—	PTE5	XTAL			
41	28	—	PTE6	EXTAL			
42	29	—					V <sub>SS2</sub>
43	—	—					V <sub>DD2</sub>
44	30	28	PTF0	BKGD	MS		
45	31	1	PTC0	KBI2P0	FTM2CH0		
46	32	2	PTC1	KBI2P1	FTM2CH1		
47	1	3	PTC2	KBI2P2	FTM2CH2		
48	2	4	PTC3	KBI2P3	FTM2CH3		

<sup>1</sup> TCLK pin can be repositioned using TCLKPS in SOPT2. Default reset location is PTC7.

<sup>2</sup> HSCMP2 output CMP2OUT can be repositioned using the CMP2OPS in the SOPT2 register. Default reset location is PTD6.

<sup>3</sup> HSCMP3 output CMP3OUT can be repositioned using the CMP3OPS in the SOPT2 register. Default reset location is PTD7.

<sup>4</sup> Pin is open drain with an internal pullup that is always enabled. Pin does not contain a clamp diode to V<sub>DD</sub> and should not be driven above V<sub>DD</sub>. The voltage measured on the internally pulled up  $\overline{\text{RESET}}$  will not be pulled to V<sub>DD</sub>. The internal gates connected to this pin are pulled to V<sub>DD</sub>.

<sup>5</sup> IIC pins SDA and SCL can be repositioned using IICPS in SOPT2. Default reset locations are PTD0 and PTD1.

<sup>6</sup> If ADC, HSCMP, or PGA is enabling a shared analog input pin, each has access to the pin.

## 2 Electrical Characteristics

### 2.1 Introduction

This section contains electrical and timing specifications for the MC9S08MP16 Series of microcontrollers available at the time of publication.

## 2.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 2. Parameter Classifications**

<b>P</b>	Those parameters that are guaranteed during production testing on each individual device.
<b>C</b>	Those parameters that are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
<b>T</b>	Those parameters that are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
<b>D</b>	Those parameters that are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

## 2.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in [Table 3](#) may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

**Table 3. Absolute Maximum Ratings**

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	−0.3 to +5.8	V
Maximum current into $V_{DD}$	$I_{DD}$	120	mA
Digital input voltage	$V_{In}$	−0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	$I_D$	± 25	mA
Storage temperature range	$T_{stg}$	−55 to 150	°C

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins, except for PTF1/RESET are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

## 2.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

**Table 4. Thermal Characteristics**

Num	C	Rating	Symbol	Consumer & Industrial	Automotive	Unit
1	—	Operating temperature range (packaged)	T <sub>A</sub>	−40 to 105	−40 to 125	°C
2	D	Maximum junction temperature	T <sub>J</sub>	115	135	°C
3	D	Thermal resistance <sup>1,2</sup> single-layer board				
		48-pin LQFP	θ <sub>JA</sub>	80	80	°C/W
		32-pin LQFP		85	—	
		28-pin SOIC		71	—	
4	D	Thermal resistance <sup>1,2</sup> four-layer board				
		48-pin LQFP	θ <sub>JA</sub>	56	56	°C/W
		32-pin LQFP		57	—	
		28-pin SOIC		48	—	

<sup>1</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Junction-to-ambient natural convection

The average chip-junction temperature ( $T_J$ ) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad \text{Eqn. 1}$$

where:

$T_A$  = Ambient temperature, °C

$\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$P_D = P_{int} + P_{I/O}$

$P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power

$P_{I/O}$  = Power dissipation on input and output pins — user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \quad \text{Eqn. 2}$$

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^\circ\text{C}) + \theta_{JA} \times (P_D)^2 \quad \text{Eqn. 3}$$

where  $K$  is a constant pertaining to the particular part.  $K$  can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of  $K$ , the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

## 2.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

**Table 5. ESD and Latch-up Test Conditions**

Model	Description	Symbol	Value	Unit
Human Body	Series resistance	$R_1$	1500	$\Omega$
	Storage capacitance	$C$	100	pF
	Number of pulses per pin	—	3	
Latch-up	Minimum input voltage limit		- 2.5	V
	Maximum input voltage limit		7.5	V

**Table 6. ESD and Latch-Up Protection Characteristics**

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	$V_{HBM}$	$\pm 2000$	—	V
2	Charge device model (CDM)	$V_{CDM}$	$\pm 500$	—	V
3	Latch-up current at $T_A = 125^\circ\text{C}$	$I_{LAT}$	$\pm 100$	—	mA

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

## 2.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

**Table 7. DC Characteristics**

Num	C	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
1	—	Operating Voltage	$V_{DD}$		2.7	—	5.5	V
2	—	Analog Supply voltage delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ ) <sup>(2)</sup>	$\Delta V_{DDA}$		—	0	$\pm 100$	mV
3	—	Analog Ground voltage delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ ) <sup>(2)</sup>	$\Delta V_{SSA}$		—	0	$\pm 100$	mV






Figure 7. Typical  $V_{DD} - V_{OH}$  vs  $I_{OH}$ , High Drive Strength




Figure 8. Typical  $V_{DD} - V_{OH}$  vs  $I_{OH}$ , Low Drive Strength

## 2.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 8. Supply Current Characteristics

Num	C	Parameter	Symbol	$V_{DD}$ (V)	Typ <sup>1</sup>	Max <sup>2</sup>	Unit
1	C	Run supply current <sup>3</sup> measured at (CPU clock = 4 MHz, $f_{Bus}$ = 2 MHz)	$R I_{DD}$	5	2.16	3	mA
	C			3	1.8	2.5	
2	P	Run supply current <sup>3</sup> measured at (CPU clock = 16 MHz, $f_{Bus}$ = 8 MHz)	$R I_{DD}$	5	5.26	7.5	mA
	C			3	4.92	7	

Table 8. Supply Current Characteristics (continued)

Num	C	Parameter	Symbol	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max <sup>2</sup>	Unit	
3	C	Run supply current <sup>4</sup> measured at (CPU clock = 32 MHz, f <sub>BUS</sub> = 16 MHz)	R <sub>I</sub> DD	5	9.4	10	mA	
	C			3	9	10		
4	P	Run supply current <sup>5</sup> measured at (CPU clock = 51.34 MHz, f <sub>BUS</sub> = 25.67 MHz)	R <sub>I</sub> DD	5	14.3	30	mA	
	C			3	13.9	20		
5	P	Run supply current measured at (CPU clock = 40 MHz, f <sub>BUS</sub> = 20 MHz)	R <sub>I</sub> DD	5	16	30	mA	
	—			3	—	—		
6	C	Wait mode supply current measured at (CPU clock = 8 MHz, f <sub>BUS</sub> = 4 MHz) (FEI mode, all modules off)	W <sub>I</sub> DD	5	2.7	—	mA	
7	Stop3 mode supply current							
	C	−40°C	S3I <sub>DD</sub>	5	0.96	—	μA	
	P				25°C	1.3		—
	C				85°C	7.5		25
	P <sup>6</sup>				105°C	37		90
	P				125°C	65		150
	C	−40°C		3	0.85	—	μA	
	P				25°C	1.2		—
	C				85°C	6.5		20
	P <sup>6</sup>				105°C	32.7		80
P	125°C				58	130		
8	Stop2 mode supply current							
	C	−40°C	S2I <sub>DD</sub>	5	0.94	—	μA	
	P				25°C	1.25		—
	C				85°C	7		25
	P <sup>6</sup>				105°C	30		65
	P				125°C	64		120
	C	−40°C		3	0.83	—	μA	
	P				25°C	1.1		—
	C				85°C	6.3		20
	P <sup>6</sup>				105°C	25		55
P	125°C				57	100		
9	C	RTC adder to stop2 or stop3 <sup>7</sup>	S23I <sub>DDRTC</sub>	5	300	500	nA	
				3	300	500	nA	

Table 8. Supply Current Characteristics (continued)

Num	C	Parameter	Symbol	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max <sup>2</sup>	Unit
10	C	LVD adder to stop3 (LVDE = LVDSE = 1)	S3I <sub>DDLVD</sub>	5	110	180	μA
				3	90	160	μA
11	C	Adder to stop3 for oscillator enabled <sup>8</sup> (EREFSTEN = 1)	S3I <sub>DDOSC</sub>	5,3	5	8	μA

<sup>1</sup> Typical values are based on characterization data at 25°C. See Figure 9 through Figure 14 for typical curves across temperature and voltage.

<sup>2</sup> Max values in this column apply for the full operating temperature range of the device unless otherwise noted.

<sup>3</sup> All modules except ADC active, ICS configured for FBELP, and does not include any dc loads on port pins


<sup>4</sup> All modules except ADC active, ICS configured for FEI, and does not include any dc loads on port pins

<sup>5</sup> All modules except ADC active, ICS configured for FEI, and does not include any dc loads on port pins

<sup>6</sup> Stop currents are tested in production for 25°C on all parts. Tests at other temperatures depend upon the part number suffix and maturity of the product. Freescale may eliminate a test insertion at a particular temperature from the production test flow once sufficient data has been collected and is approved.

<sup>7</sup> Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode.

<sup>8</sup> Values given under the following conditions: low range operation (RANGE = 0) with a 32.768kHz crystal and low power mode (HGO = 0).


Figure 9. Typical Run I<sub>DD</sub> vs. Bus Frequency (V<sub>DD</sub> = 5V)




Figure 10. Typical Run  $I_{DD}$  vs. Temperature ( $V_{DD} = 5V$ ,  $f_{bus} = 8MHz$ )




Figure 11. Typical Run  $I_{DD}$  vs. Bus Frequency ( $V_{DD} = 3V$ )




Figure 12. Typical Run I<sub>DD</sub> vs. Temperature (V<sub>DD</sub> = 3V, f<sub>bus</sub> = 8MHz)




Figure 13. Typical Stop I<sub>DD</sub> vs. Temperature (V<sub>DD</sub> = 5V)




Figure 14. Typical Stop  $I_{DD}$  vs. Temperature ( $V_{DD} = 3V$ )

## 2.8 External Oscillator (XOSC) Characteristics

Table 9. Oscillator Electrical Specifications

Num	C	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	C	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)					
		Low range (RANGE = 0)	$f_{lo}$	32	—	38.4	kHz
		High range (RANGE = 1) FEE <sup>2</sup> or FBE <sup>3</sup> mode	$f_{hi}$	1	—	16	MHz
		High range (RANGE = 1, HGO = 1) FBELP mode	$f_{hi-hgo}$	1	—	16	MHz
		High range (RANGE = 1, HGO = 0) FBELP mode	$f_{hi-lp}$	1	—	8	MHz
2	—	Load capacitors	$C_1, C_2$	See crystal or resonator manufacturer's recommendation.			
3	—	Feedback resistor	$R_F$				
		Low range (32 kHz to 100 kHz)		—	10	—	MΩ
		High range (1 MHz to 16 MHz)		—	1	—	
4	—	Series resistor	$R_S$				
		Low range, low gain (RANGE = 0, HGO = 0)		—	0	—	kΩ
		Low range, high gain (RANGE = 0, HGO = 1)		—	100	—	
		High range, low gain (RANGE = 1, HGO = 0)		—	0	—	
		High range, high gain (RANGE = 1, HGO = 1)					
		≥ 8 MHz		—	0	0	
		4 MHz		—	0	10	
		1 MHz		—	0	20	

Table 9. Oscillator Electrical Specifications (continued)

Num	C	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
5	T	Crystal start-up time <sup>4</sup>					
		Low range, low gain (RANGE = 0, HGO = 0)	$t_{\text{CSTL-LP}}$	—	200	—	ms
		Low range, high gain (RANGE = 0, HGO = 1)	$t_{\text{CSTL-HGO}}$	—	400	—	
		High range, low gain (RANGE = 1, HGO = 0) <sup>5</sup>	$t_{\text{CSTH-LP}}$	—	5	—	
		High range, high gain (RANGE = 1, HGO = 1) <sup>4</sup>	$t_{\text{CSTH-HGO}}$	—	20	—	
6	T	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)					
		FEE mode <sup>2</sup>	$f_{\text{extal}}$	0.03125	—	51.34	MHz
		FBE mode <sup>3</sup>		0	—	51.34	MHz
		FBELP mode		0	—	51.34	MHz


<sup>1</sup> Typical data was characterized at 5.0 V, 25°C or is recommended value.

<sup>2</sup> The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>3</sup> The input clock source must be divided using RDIV to less than or equal to 39.0625 kHz.

<sup>4</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

<sup>5</sup> 4 MHz crystal



## 2.9 Internal Clock Source (ICS) Characteristics

Table 10. ICS Frequency Specifications

Num	C	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1a	P	Average internal reference frequency — factory trimmed (consumer- and industrial-qualified devices) at $V_{\text{DD}} = 5 \text{ V}$ and temperature = 25°C	$f_{\text{int\_t}}$	—	32.768	—	kHz
1b	P	Average internal reference frequency — factory trimmed (automotive-qualified devices) at $V_{\text{DD}} = 5 \text{ V}$ and temperature = 25°C	$f_{\text{int\_t}}$	—	31.25	—	kHz
2	P	Internal reference frequency — user trimmed	$f_{\text{int\_t}}$	31.25	—	39.06	kHz
3	T	Internal reference start-up time	$t_{\text{irefst}}$	—	60	100	μs

Table 10. ICS Frequency Specifications (continued)

Num	C	Characteristic		Symbol	Min	Typ <sup>1</sup>	Max	Unit
4	P	DCO output frequency range — trimmed <sup>2</sup>	Low range (DRS=00)	$f_{dco\_t}$	16	—	20	MHz
	C		Mid range (DRS=01)		32	—	40	
	P		High range (DRS=10)		48	—	60	
5	P	DCO output frequency <sup>2</sup> Reference = 32768 Hz and DMX32 = 1	Low range (DRS=00)	$f_{dco\_DMX32}$	—	19.92	—	MHz
	P		Mid range (DRS=01)		—	39.85	—	
	P		High range (DRS=10)		—	59.77	—	
6	C	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{dco\_res\_t}$	—	$\pm 0.1$	$\pm 0.2$	$\%f_{dco}$
7	C	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)		$\Delta f_{dco\_res\_t}$	—	$\pm 0.2$	$\pm 0.4$	$\%f_{dco}$
8	P	Total deviation of trimmed DCO output frequency over voltage and temperature		$\Delta f_{dco\_t}$	—	$\pm 0.8$	$\pm 2$	$\%f_{dco}$
9	C	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C		$\Delta f_{dco\_t}$	—	$\pm 0.5$	$\pm 1$	$\%f_{dco}$
10	C	FLL acquisition time <sup>3</sup>		$t_{Acquire}$	—	—	1	ms
11	C	Long term jitter of DCO output clock (averaged over 2-ms interval) <sup>4</sup>		$C_{Jitter}$	—	0.02	0.2	$\%f_{dco}$


<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

<sup>2</sup> The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

<sup>3</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>4</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{Bus}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{DD}$  and  $V_{SS}$  and variation in crystal oscillator frequency increase the  $C_{Jitter}$  percentage for a given interval.





**Figure 16. ADC Input Impedance Equivalency Diagram**

**Table 12. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ )**

C	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
T	Supply Current ADLPC=1 ADLSMP=1 ADCO=1		$I_{DDA}$	—	133	—	$\mu A$	
T	Supply Current ADLPC=1 ADLSMP=0 ADCO=1		$I_{DDA}$	—	218	—	$\mu A$	
T	Supply Current ADLPC=0 ADLSMP=1 ADCO=1		$I_{DDA}$	—	327	—	$\mu A$	
T	Supply Current ADLPC=0 ADLSMP=0 ADCO=1		$I_{DDA}$	—	0.582	—	mA	
P	ADC Asynchronous Clock Source	High Speed (ADLPC=0)	$f_{ADACK}$	2	3.3	5	MHz	$t_{ADACK} = 1/f_{ADACK}$
		Low Power (ADLPC=1)		1.25	2	3.3		

## 2.11 Digital to Analog (DAC) Characteristics

- The accuracy at worst case: +/- 1.5% maximum
- The settling time must be less than 100 ns
- When changing the output voltage level, the voltage glitch cannot be completely eliminated

Table 13. 5-bit DAC Characteristics

Num	C	Characteristic	Symbol	Min	Typical	Max	Unit
2	D	Supply current adder (enabled)	$I_{DDAC}$	—	—	20	$\mu A$
3	D	DAC reference inputs	$V_{in}$	$V_{SSA}$	—	$V_{DDA}$	V
5	D	DAC step size	$V_{step}$	$0.75 \times V_{in}/32$	$V_{in}/32$	$1.25 \times V_{in}/32$	V
6	D	DAC voltage range	$V_{dacout}$	$V_{in}/32$	—	$V_{in}$	V

## 2.12 High Speed Comparator (HSCMP) Characteristics

Table 14. High Speed Comparator Electrical Specifications

Num	C	Characteristic <sup>1</sup>	Symbol	Min	Typical	Max	Unit
1	D	Supply current, High Speed Mode (EN=1, PMODE=1)	$I_{DDAHS}$	—	200		$\mu A$
2	D	Supply current, Low Speed Mode (EN=1, PMODE=0)	$I_{DDALS}$	—	10		$\mu A$
3	—	Analog input voltage	$V_{AIN}$	$V_{SSA}$	—	$V_{DDA}$	V
4	P	Analog input offset voltage	$V_{AIO}$	—	5	40	mV
5	C	Analog Comparator hysteresis	$V_H$	3.0	9	20.0	mV
6	T	Propagation Delay, High Speed Mode (EN=1, PMODE=1)	$t_{DHS}^2$	—	70	120	ns
7	T	Propagation Delay, Low Speed Mode (EN=1, PMODE=0)	$t_{DLS}^2$	—	400	600	ns
8	D	Analog comparator initialization delay	$t_{AINIT}$	—	400	—	ns

<sup>1</sup> All timing assumes slew rate control disabled and high drive strength enabled.

<sup>2</sup> Delay from analog input to the CMPxOUT output pin. Measured with an input waveform that switches 30 mV above and below the reference.

## 2.13 Programmable Gain Amplifier (PGA) Characteristics

Table 15. Programmable Gain Amplifier Electrical Specifications

Num	C	Parameter	Symbol	Min	Typical	Max	Unit
1	T	Supply current adder • normal mode (LP=0) • low power mode (LP=1)	$I_{DDON}$	— —	450 250	550 300	$\mu A$
2	T	Supply current adder (stand-by)	$I_{DDAOFF}$	—	1	10	nA
3	T	Absolute analog input level	$V_{IL}$	$V_{SSA}$	$V_{DDA}/2$	$V_{DDA}$	V

## Table 16. Control Timing (continued)

Num	C	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
7	D	Keyboard interrupt pulse width Asynchronous path <sup>4</sup> Synchronous path <sup>5</sup>	$t_{ILIH}, t_{IHIL}$	100 $1.5 \times t_{cyc}$	— —	— —	ns
8	C	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) <sup>6</sup> Slew rate control disabled (PTxSE = 0)	$t_{Rise}, t_{Fall}$	—	40	—	ns
		Slew rate control enabled (PTxSE = 1)		—	75	—	
		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) <sup>6</sup> Slew rate control disabled (PTxSE = 0)	$t_{Rise}, t_{Fall}$	—	11	—	ns
		Slew rate control enabled (PTxSE = 1)		—	35	—	

<sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 5.0V$ ,  $25^{\circ}C$  unless otherwise stated.


<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

<sup>3</sup> To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .


<sup>4</sup> This is the minimum pulse width that is guaranteed to be recognized as a keyboard interrupt request in stop mode.

<sup>5</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

<sup>6</sup> Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range  $-40^{\circ}C$  to  $125^{\circ}C$ .



### Figure 17. Reset Timing



### Figure 18. KBlxPn Timing

## 2.14.2 FTM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the FTM timer counter. These synchronizers operate from the current ICSOUT clock. The ICSOUT clock period =  $0.5 \times t_{cyc} = 1/(f_{Bus} \times 2)$ .

## Table 17. FTM Input Timing

No.	C	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	$f_{TCLK}$	0	$f_{ICSOUT}/4$ <sup>1</sup>	Hz
2	D	External clock period	$t_{TCLK}$	2	—	$t_{cyc}$
3	D	External clock high time	$t_{clkh}$	0.75	—	$t_{cyc}$

## 2.14.4 SPI

Table 19 and Figure 22 through Figure 25 describe the timing requirements for the SPI system.

**Table 19. SPI Electrical Characteristics**

Num <sup>1</sup>	C	Rating <sup>2</sup>	Symbol	Min	Max	Unit
1	D	Cycle time Master Slave	$t_{SCK}$ $t_{SCK}$	2 4	4096 —	$t_{cyc}$ $t_{cyc}$
2	D	Enable lead time Master Slave	$t_{Lead}$ $t_{Lead}$	— 1/2	1/2 —	$t_{SCK}$ $t_{SCK}$
3	D	Enable lag time Master Slave	$t_{Lag}$ $t_{Lag}$	— 1/2	1/2 —	$t_{SCK}$ $t_{SCK}$
4	D	Clock (SPSCK) high time Master and Slave	$t_{SCKH}$	$1/2 t_{SCK} - 25$	—	ns
5	D	Clock (SPSCK) low time Master and Slave	$t_{SCKL}$	$1/2 t_{SCK} - 25$	—	ns
6	D	Data setup time (inputs) Master Slave	$t_{SI(M)}$ $t_{SI(S)}$	30 30	— —	ns ns
7	D	Data hold time (inputs) Master Slave	$t_{HI(M)}$ $t_{HI(S)}$	30 30	— —	ns ns
8	D	Access time, slave <sup>3</sup>	$t_A$	0	40	ns
9	D	Disable time, slave <sup>4</sup>	$t_{dis}$	—	40	ns
10	D	Data setup time (outputs) Master Slave	$t_{SO}$ $t_{SO}$	— —	25 25	ns ns
11	D	Data hold time (outputs) Master Slave	$t_{HO}$ $t_{HO}$	-10 -10	— —	ns ns
12	D	Operating frequency Master (SPIFE=0) Slave (SPIFE=0) Master (SPIFE=1) Slave (SPIFE=1)	$f_{op}$	$f_{Bus}/4096$ dc $f_{Bus}/4096$ dc	$8^5$ $f_{Bus}/4$ $5^6$ $5^6$	MHz MHz MHz

<sup>1</sup> Refer to Figure 22 through Figure 25.

<sup>2</sup> All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.

<sup>3</sup> Time to data active from high-impedance state.

<sup>4</sup> Hold time to high-impedance state.

<sup>5</sup> Maximum baud rate must be limited to 8 MHz.

<sup>6</sup> Maximum baud rate must be limited to 5 MHz due to input filter characteristics.

Table 24 summarizes changes contained in this document.

**Table 24. Revision History**

Rev	Date	Description of Changes
1	10/15/2009	Initial public revision
2	08/09/2011	Updated Table 10. Changed the value of row 8 column "C" from to C to P.

#### How to Reach Us:

##### Home Page:

[www.freescale.com](http://www.freescale.com)

##### Web Support:

<http://www.freescale.com/support>

##### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

##### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

##### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

##### Asia/Pacific:

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

##### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.  
© Freescale Semiconductor, Inc. 2009-2011. All rights reserved.

Document Number: MC9S08MP16

Rev. 2

08/2011