

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	16KB (8K × 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f24k42-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
3C72h	CLC2GLS2	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	XXXXXXXX
3C71h	CLC2GLS1	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	XXXXXXXX
3C70h	CLC2GLS0	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	XXXXXXXX
3C6Fh	CLC2SEL3				D4	IS				XXXXXXXX
3C6Eh	CLC2SEL2				D	BS				XXXXXXXX
3C6Dh	CLC2SEL1				D2	2S				XXXXXXXX
3C6Ch	CLC2SEL0				D1	S				XXXXXXXX
3C6Bh	CLC2POL	POL	—	—	—	G4POL	G3POL	G2POL	G1POL	0xxxx
3C6Ah	CLC2CON	EN	OE	OUT	INTP	INTN		MODE		00000000
3C69h	CLC3GLS3	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	*****
3C68h	CLC3GLS2	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	XXXXXXXX
3C67h	CLC3GLS1	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	XXXXXXXX
3C66h	CLC3GLS0	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	*****
3C65h	CLC3SEL3				D4	IS				*****
3C64h	CLC3SEL2				D	S				*****
3C63h	CLC3SEL1				D2	2S				*****
3C62h	CLC3SEL0		-		D1	S		-		*****
3C61h	CLC3POL	POL	_	—		G4POL	G3POL	G2POL	G1POL	0xxxx
3C60h	CLC3CON	EN	OE	OUT	INTP	INTN		MODE		00000000
3C5Fh	CLC4GLS3	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	******
3C5Eh	CLC4GLS2	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	******
3C5Dh	CLC4GLS1	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	******
3C5Ch	CLC4GLS0	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	******
3C5Bh	CLC4SEL3	D4S								******
3C5Ah	CLC4SEL2	D3S								******
3C59h	CLC4SEL1				D2	2S				XXXXXXXX
3C58h	CLC4SEL0				D1	S			1	XXXXXXXX
3C57h	CLC4POL	POL	—	—	—	G4POL	G3POL	G2POL	G1POL	0xxxx
3C56h	CLC4CON	EN	OE	OUT	INTP	INTN		MODE		00000000
3C55h - 3C00h	_				Unimple	mented				—
3BFFh	DMA1SIRQ				SIF	RQ				00000000
3BFEh	DMA1AIRQ				AIF	RQ			1	00000000
3BFDh	DMA1CON1	EN	SIRQEN	DGO	—		AIRQEN	—	XIP	0000-0
3BFCh	DMA1CON0	DM	ODE	DSTP	SN	/R	SMC	DE	SSTP	00000000
3BFBh	DMA1SSAU	_	—			:	SSA			000000
3BFAh	DMA1SSAH				SS	SA				00000000
3BF9h	DMA1SSAL				SS	SA				00000000
3BF8h	DMA1SSZH	—	—	—	—		S	SZ		0000
3BF7h	DMA1SSZL			1	SS	SZ				00000000
3BF6h	DMA1SPTRU	—	—			S	PTR			000000
3BF5h	DMA1SPTRH	SPTR								00000000
3BF4h	DMA1SPTRL				SP	TR				00000000
3BF3h	DMA1SCNTH	_	—	—	—		S	CNT		0000
3BF2h	DMA1SCNTL				SC	NT				00000000
3BF1h	DMA1DSAH				DS	SA				00000000
3BF0h	DMA1DSAL				SS	SA				00000000
3BEFh	DMA1DSZH	_	—	—	—		D	SZ		0000
3BEEh	DMA1DSZL				DS	SZ				******

TABLE 4-11: REGISTER FILE SUMMARY FOR PIC18(L)F24/25K42 DEVICES (CONTINUED)

 $\label{eq:logend: Legend: Legend: we have a state of the state of th$

Note 1: Not present in LF devices.

R/W/HS-0/0	0 R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0		
SMT1PWAI	F SMT1PRAIF	SMT1IF	C1IF	ADTIF	ADIF	ZCDIF	INT0IF		
bit 7							bit 0		
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
u = Bit is und	changed	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Reset					
'1' = Bit is se	et	'0' = Bit is clea	ared	HS = Bit is set in hardware					
bit 7	SMT1PWAIF:	SMT1 Pulse V	Vidth Acquisiti	on Interrupt FI	ag bit				
	1 = Interrupt	has occurred (must be cleare	ed by software)				
h:# 0		event has not o							
DILO	SMITPRAIF:	SMIT Period	Acquisition int	errupt Flag bit	`				
	1 = Interrupt	event has not o	nust be cleare	ed by software	•)				
bit 5	SMT1IF: SMT	1 Interrupt Fla	a bit						
	1 = Interrupt	has occurred (must be cleare	ed by software)				
	0 = Interrupt	event has not o	occurred		,				
bit 4	C1IF: CMP1 I	nterrupt Flag b	it						
	1 = Interrupt	has occurred (must be cleare	ed by software)				
	0 = Interrupt	event has not o	occurred						
bit 3	ADTIF: ADC	Threshold Inter	rupt Flag bit						
	1 = Interrupt	has occurred (must be cleare	ed by software					
hit 0		torrupt Elog bit							
DIL Z	1 = Interrunt	has occurred (must he clear	ad hy software)				
	0 = Interrupt	event has not o	occurred	Su by Soltware					
bit 1	ZCDIF: ZCD I	nterrupt Flag b	oit						
	1 = Interrupt	has occurred (must be cleare	ed by software)				
	0 = Interrupt	event has not o	occurred						
bit 0	INT0IF: Exter	nal Interrupt 0	Interrupt Flag	bit					
	1 = Interrupt 0 = Interrupt	has occurred (event has not o	must be cleare	ed by software)				
Note: Ir e p	nterrupt flag bits g nable bit, or the g rior to enabling ar	get set when a lobal enable bi n interrupt.	n interrupt cor t. User softwar	ndition occurs, re should ensu	regardless of t re the appropria	he state of its of its of its of the state of its of the state of the	corresponding j bits are clear		

REGISTER 11-4: PIR1: PERIPHERAL INTERRUPT Request Register 1

15.4 Register Definitions: Nonvolatile Memory

REGISTER 15-1: NVMCON1: NONVOLATILE MEMORY CONTROL 1 REGISTER

	-		-			-			
R/W-0/0	0 R/W-0/0	U-0	R/S/HC-0/0	R/W/HS-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0		
R	EG<1:0>	—	FREE	WRERR	WREN	WR	RD		
bit 7						·	bit 0		
Legend:									
R = Reada	able bit	W = Writable	bit	HC = Bit is cle	eared by hardw	vare			
x = Bit is u	nknown	-n = Value at	POR	S = Bit can be	e set by softwa	re, but not clea	ired		
'0' = Bit is	cleared	'1' = Bit is set	:	U = Unimplem	nented bit, rea	d as '0'			
bit 7-6	REG<1:0>: N	IVM Region Se	election bit						
	10 =Access F	PFM Locations	с (: Б)(15			
	x1 = Access	User IDs, Cont	figuration Bits,	DIA, DCI, Rev I	ID and Device	ID			
bit E	UU - Access			luons					
				- I - I-:+(1)					
DIC 4	1 = Perform		ory Erase Enai	evt WR comm	and				
	0 = The nex	t WR comman	d performs a w	rite operation					
bit 3	WRERR: Wri	te-Reset Error	Flag bit ^(2,3,4)	·					
	1 = A write of	operation was i	interrupted by a	a Reset (hardw	are set),				
	or WR v	vas written to 1	'b1 when an in	valid address is	s accessed (Ta	able 9-1, Table	15-1)		
	or WR v	vas written to 1	b1 when REG	<1:0> and addi	ress do not po	int to the same	region		
	0 = All write	operations ha	ve completed r	ie-protected ad		sseu (Table 9-2).		
bit 2	WREN: Prog	ram/Erase Ena	ble bit	j					
	1 = Allows p	program/erase	and refresh cy	cles					
	0 = Inhibits	programming/e	erasing and use	er refresh of NV	Μ/M				
bit 1	WR: Write Co	ontrol bit ^(5,6,7)							
	When REG p	oints to a Data	EEPROM Mer	nory location:					
	⊥ = Initiates When REG n	oints to a PFM	location.	e corresponding	g Data EEPR	JM Memory loc	ation		
	1 = Initiates	the PFM write	operation with	data from the h	nolding registe	ers			
	0 = NVM pro	ogram/erase o	peration is com	plete and inact	ive				
bit 0	RD: Read Co	ontrol bit ⁽⁸⁾							
	1 = Initiates	a read at addr	ess pointed by	REG and NVM	IADR, and loa	ds data into N\	/MDAT		
	0 = NVM rea	ad operation is	complete and	inactive					
Note 1:	This can only be u	sed with PFM.							
2:	This bit is set whe	n WR = 1 and	clears when the	e internal progr	amming timer	expires or the	write is		
0.	completed successfully.								
3: 4·	3: Bit must be cleared by the user; hardware will not clear this bit.								
 5:	This bit can only b	e set by follow	ing the unlock	sequence of Se	ection 15.1.4	NVM Unlock	Sequence".		
6:	Operations are se	If-timed and the	e WR bit is clea	ared by hardwa	re when comp	olete.	•		
7:	Once a write operation	ation is initiated	d, setting this b	it to zero will ha	ave no effect.				
8:	The bit can only be set in software. The bit is cleared by hardware when the operation is complete.								

Depending on the priority of the DMA with respect to CPU execution (Refer to **Section 3.2** "**Memory Access Scheme**" for more information), the DMA Controller can move data through two methods:

- Stalling the CPU execution until it has completed its transfers (DMA has higher priority over the CPU in this mode of operation)
- Utilizing unused CPU cycles for DMA transfers (CPU has higher priority over the DMA in this mode of operation). Unused CPU cycles are referred to as bubbles which are instruction cycles available for use by the DMA to perform read and write operations. In this way, the effective bandwidth for handling data is increased; at the same time, DMA operations can proceed without causing a processor stall.

17.4 DMA Interface

The DMA module transfers data from the source to the destination one byte at a time, this smallest data movement is called a DMA data transaction. A DMA Message refers to one or more DMA data transactions.

Each DMA data transaction consists of two separate actions:

- Reading the Source Address Memory and storing the value in the DMA Buffer register
- Writing the contents of the DMA Buffer register to the Destination Address Memory

Note:	DMA	data	movement	is	а	two-cycle
	operat	ion.				

The XIP bit (DMAxCON0 register) is a status bit to indicate whether or not the data in the DMAxBUF register has been written to the destination address. If the bit is set then data is waiting to be written to the destination. If clear it means that either data has been written to the destination or that no source read has occurred.

The DMA has read access to PFM, Data EEPROM, and SFR/GPR space, and write access to SFR/GPR space. Based on these memory access capabilities, the DMA can support the following memory transactions:

TABLE 17-1: DMA MEMORY ACCESS

Read Source	Write Destination
Program Flash Memory	GPR
Program Flash Memory	SFR
Data EE	GPR
Data EE	SFR
GPR	GPR
SFR	GPR
GPR	SFR
SFR	SFR

Even though the DMA module has access to all memory and peripherals that are also available to the CPU, it is recommended that the DMA does not access any register that is part of the System arbitration. The DMA, as a system arbitration client should not be read or written by itself or by another DMA instantiation.

The following sections discuss the various control interfaces required for DMA data transfers.

17.4.1 DMA ADDRESSING

The start addresses for the source read and destination write operations are set using the DMAxSSA <21:0> and DMAxDSA <15:0> registers, respectively.

When the DMA Message transfers are in progress, the DMAxSPTR <21:0> and DMAxDPTR <15:0> registers contain the current address pointers for each source read and destination write operation, these registers are modified after each transaction based on the Address mode selection bits.

The SMODE and DMODE bits in the DMAxCON1 control register determine the address modes of operation by controlling how the DMAxSPTR <21:0> and DMAxDPTR <15:0> bits are updated after every DMA data transaction combination (Figure 17-2).

Each address can be separately configured to:

- Remain unchanged
- Increment by 1
- · Decrement by 1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IOCAP	IOCAP7	IOCAP6	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0
IOCAN	IOCAN7	IOCAN6	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
IOCAF	IOCAF7	IOCAF6	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0
IOCCP	IOCCP7	IOCCP6	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0
IOCCN	IOCCN7	IOCCN6	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0
IOCCF	IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0
IOCEP	—	—	—	—	IOCEP3 ⁽¹⁾	—	—	—
IOCEN					IOCEN3 ⁽¹⁾			
IOCEF	—	—	—	—	IOCEF3 ⁽¹⁾	—	—	—

TABLE 20-1: IOC REGISTERS

Note 1: If MCLRE = 1 or LVP = 1, RE3 port functionality is disabled and IOC on RE3 is not available.

	TABLE 20-2:	SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE
--	-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
IOCxF	IOCxF7	IOCxF6	IOCxF5	IOCxF4	IOCxF3	IOCxF2	IOCxF1	IOCxF0	290
IOCxN	IOCxN7	IOCxN6	IOCxN5	IOCxN4	IOCxN3	IOCxN2	IOCxN1	IOCxN0	290
IOCxP	IOCxP7	IOCxP6	IOCxP5	IOCxP4	IOCxP3	IOCxP2	IOCxP1	IOCxP0	290

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

24.5.3 EDGE-TRIGGERED HARDWARE LIMIT MODE

In Hardware Limit mode the timer can be reset by the TMRx_ers external signal before the timer reaches the period count. Three types of Resets are possible:

- Reset on rising or falling edge (MODE<4:0> = 00011)
- Reset on rising edge (MODE<4:0> = 0010)
- Reset on falling edge (MODE<4:0> = 00101)

When the timer is used in conjunction with the CCP in PWM mode then an early Reset shortens the period and restarts the PWM pulse after a two clock delay. Refer to Figure 24-6.

FIGURE 24-6: EDGE TRIGGERED HARDWARE LIMIT MODE TIMING DIAGRAM (MODE=00100)



R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PSYNC	CKPOL	CKSYNC			MODE<4:0>		
bit 7		·					bit 0
Legend:							
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'						d as '0'	
u = Bit is unchanged x = Bit is un			nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is :	set	'0' = Bit is clea	ared				
bit 7	PSYNC: Time 1 = TxTMR F 0 = TxTMR F	erx Prescaler S Prescaler Outpu Prescaler Outpu	ynchronization ut is synchroni ut is not synch	n Enable bit ^{(1, 2} zed to Fosc/4 ronized to Fosc) 2/4		
bit 6	CKPOL: Time 1 = Falling e 0 = Rising e	erx Clock Polar dge of input clo dge of input clo	ity Selection b ck clocks time ck clocks time	oit ⁽³⁾ er/prescaler r/prescaler			
bit 5	CKSYNC: Tin 1 = ON regis 0 = ON regis	merx Clock Syn ster bit is synchi ster bit is not sy	chronization E ronized to T2T nchronized to	Enable bit ^(4, 5) ⁻ MR_clk input T2TMR_clk inp	out		
bit 4-0	MODE<4:0>: See Table 24-	Timerx Contro	I Mode Select ng modes.	ion bits ^(6, 7)			
Note 1:	Setting this bit er	nsures that read	ling TxTMR w	ill return a valid	data value.		
2:	When this bit is '?	1', Timer2 cann	ot operate in S	Sleep mode.			
3:	CKPOL should n	ot be changed	while ON = 1.				
4:	Setting this bit er	nsures glitch-fre	e operation w	hen the ON is e	enabled or disa	bled.	
5:	When this bit is s set.	et then the time	er operation wi	ill be delayed by	y two TxTMR ir	put clocks afte	r the ON bit is
6:	Unless otherwise affecting the value	e indicated, all le of TxTMR).	modes start u	upon ON = 1 a	nd stop upon (ON = 0 (stops	occur without
_					e		

REGISTER 24-6: TxHLT: TIMERx HARDWARE LIMIT CONTROL REGISTER

7: When TxTMR = TxPR, the next clock clears TxTMR, regardless of the operating mode.

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
—	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOF	R/Value at all o	other Resets			
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	pends on conditi	on				
bit 7 Unimplemented Read as '0'										
bit 6	AS6E: CWG	Auto-shutdowr	Source 6 En	able bit						
	1 = Auto-sh	utdown for Sou	irce 6 is enab	led						
	CWG Module CWG1 CWG2 CWG					NG3				
	Auto-sh	utdown Source	e 6	CLC2 OUT	CLC3 OUT	CLC	4 OUT			
		utdown for Sou	rce 6 is disab							
bit 5	AS5E: CWG	Auto-shutdown	Source 5 (C	MP2 OUT) Ena	ble bit					
	0 = Auto-shi	utdown for CM	P2 OUT is en P2 OUT is dis	abled						
bit 4	AS4E: CWG	Auto-shutdown	Source 4 (C	MP1 OUT) Fna	ble bit					
	1 = Auto-sh	utdown for CM	P1 OUT is en	abled						
	0 = Auto-sh	utdown for CM	P1 OUT is dis	abled						
bit 3	AS3E: CWG	Auto-shutdowr	Source 3 (TI	MR6_Postscale	d) Enable bit					
	1 = Auto-sh	utdown for TMI	R6_Postscale	d is enabled						
h:10	0 = Auto-sni	utdown for 1 Mi	R6_Postscale	d is disabled						
DIT 2		Auto-shutdown	Source 2 (1)	VIR4_Postscale	d) Enable bit					
	0 = Auto-shi	utdown for TM	R4_Postscale	d is disabled						
bit 1	AS1E: CWG	Auto-shutdowr	Source 1 (TI	MR2 Postscale	d) Enable bit					
	1 = Auto-shutdown for TMR2 Postscaled is enabled									
	0 = Auto-sh	utdown for TMI	R2_Postscale	d is disabled						
bit 0	AS0E: CWG	Auto-shutdowr	Source 0 (Pi	in selected by C	WGxPPS) Enat	ole bit				
	1 = Auto-shi	utdown for CW	GxPPS Pin is	enabled						
	0 = Auto-sh	utdown for CW	GXPPS Pin is	disabled						

REGISTER 28-7: CWGxAS1: CWG AUTO-SHUTDOWN CONTROL REGISTER 1

FIGURE 32-1: SIMPLIFIED BLOCK DIAGRAM OF THE DATA SIGNAL MODULATOR



U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0			
—	—	_	_	_	—	—	P2<8>			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and						R/Value at all o	ther Resets			
'1' = Bit is set		'0' = Bit is clea	ared							
bit 7-6	Unimplemen	ted: Read as '	0'							
bit 0	P2<8>: Most	Significant Bit o	of Parameter 2	2						
	DMX mode:									
	Most Significant bit of first address of receive block									
DALI mode:										
Most Significant bit of number of half-bit periods of idle time in Forward Frame detection threshold										
	Other modes:									
	Not used									

REGISTER 33-14: UxP2H: UART PARAMETER 2 HIGH REGISTER

REGISTER 33-15: UxP2L: UART PARAMETER 2 LOW REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | P2< | 7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

P2<7:0>: Least Significant Bits of Parameter 2 <u>DMX mode</u>: Least Significant Byte of first address of receive block <u>LIN Slave mode</u>: Number of data bytes to transmit <u>DALI mode</u>:

Least Significant Byte of number of half-bit periods of idle time in Forward Frame detection threshold <u>Asynchronous Address mode</u>: Receiver address

Other modes:

Not used

34.5.5 MASTER MODE SLAVE SELECT CONTROL

34.5.5.1 Hardware Slave Select Control

This SPI module allows for direct hardware control of a Slave Select output. The Slave Select output SS(out) is controlled both directly, through the SSET bit of SPIxCON2, as well indirectly by the hardware while the transfer counter is non-zero (see Section 34.4 "Transfer Counter"). SS(out) is steered by the PPS registers to pins (see Section 19.2 "PPS Outputs")

and its polarity is controlled by the SSP bit of SPIxCON1. Setting the SSET bit will also assert SS(out). Clearing the SSET bit will leave SS(out) to be controlled by the Transfer Counter. When the Transfer Counter is loaded, the SPI module will automatically assert the SS. When the Transfer Counter decrements to zero, the SPI module will deassert SS either one baud period after the final SCK pulse of the final transfer (if CKE/SMP = 0/1) or one half baud period otherwise (see Figure 34-6).

FIGURE 34-6: SPI MASTER SS OPERATION- CKE = 0, BMODE = 1, TCWIDTH = 0, SSP = 0



34.5.5.2 Software Slave Select Control

Slave Select can also be controlled through software via a general purpose I/O pin. In this case, ensure that the pin in question is configured as a GPIO through PPS (see Section 19.2 "PPS Outputs"), and ensure that the pin is set as an output (clear the appropriate bit in the appropriate TRIS register). In this case, SSET will not affect the slave select, the Transfer Counter will not automatically control the slave select output, and all setting and clearing of the slave select output line must be directly controlled by software.







35.5.10 MASTER RECEPTION IN 7-BIT ADDRESSING MODE

This section describes the sequence of events for the I²C module configured as an I²C master in 7-bit Addressing mode and is receiving data. Figure 35-20 is used as a visual reference for this description.

- Master software loads slave address in I2CxADB1 with R/W bit = d and number of bytes to be received in one sequence in I2CxCNT register.
- 2. Master hardware waits for BFRE bit to be set; then shifts out start and address with R/W = 1.
- 3. Master sends out the 9th SCL pulse for ACK, master hardware clocks in ACK from Slave
- 4. If ABD = 0; i.e. Address buffers are enabled

If NACK, master hardware sends Stop or sets MDR (if RSEN = 1) and waits for user software to write to S bit for restart.

If ABD = 1; i.e. Address buffers are disabled

If NACK, master hardware sends Stop or sets MDR (if RSEN = 1) and waits for user software to load the new address into I2CxTXB. Software writes to the S bit are ignored in this case.

- 5. If ACK, master hardware receives 7-bits of data into the shift register.
- 6. If the receive buffer is full (i.e. RXBF = 1), clock is stretched on 7th falling SCL edge.
- 7. Master software must read previous data out of I2CxRXB to clear RXBF.
- Master hardware receives 8th bit of data into the shift register and loads it into I2CxRXB, sets I2CxRXIF and RXBF bits. I2CxCNT is decremented.
- 9. If I2CxCNT! = 0, master hardware clocks out ACKDT as ACK value to slave. If I2CxCNT = 0, master hardware clocks out ACKCNT as ACK value to slave. It is up to the user to set the values of ACKDT and ACKCNT correctly. If the user does not set ACKCNT to '1', the master hardware will never send a NACK when I2CxCNT becomes zero. Since a NACK was not seen on the bus, the master hardware will also not assert a Stop condition.
- 10. Go to step 4.



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
ADLTHH	LTH<15:8>										
ADLTHL	LTH<7:0>										
ADUTHH	UTH<15:8>										
ADUTHL	UTH<7:0>										
ADERRL	ERR<15:8>										
ADACT	—	—	—	—			623				
ADCP	CPON	_	_	_	_	_	_	CPRDY	640		

Legend: – = unimplemented read as '0'. Shaded cells are not used for the ADC module.

40.0 COMPARATOR MODULE

Note: The PIC18LF24/25K42 devices have two comparators. Therefore, all information in this section refers to both C1 and C2.

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution.

The analog comparator module includes the following features:

- · Programmable input selection
- · Programmable output polarity
- Rising/falling output edge interrupts

40.1 Comparator Overview

A single comparator is shown in Figure 40-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.





ΒZ		Branch if	Branch if Zero							
Synta	ax:	BZ n	BZ n							
Oper	ands:	-128 ≤ n ≤ ′	$-128 \le n \le 127$							
Oper	ation:	if ZERO bit (PC) + 2 + 2	if ZERO bit is '1' (PC) + 2 + 2n \rightarrow PC							
Statu	s Affected:	None	None							
Enco	ding:	1110	0000 nn	nn nnnn						
Desc	ription:	If the ZERC will branch. The 2's cor added to th have increr instruction, PC + 2 + 2i 2-cycle inst	If the ZERO bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction.							
Word	ls:	1	1							
Cycle	es:	1(2)								
Q C If Ju	ycle Activity: mp:									
	Q1	Q2	Q3	Q4						
	Decode	Read literal 'n'	Process Data	Write to PC						
	No operation	No operation	No operation	No operation						
lf No	o Jump:			<u> </u>						
	Q1	Q2	Q3	Q4						
	Decode	Read literal 'n'	Process Data	No operation						
<u>Exan</u>	<u>nple</u> :	HERE	BZ Jump)						
	Before Instruc PC After Instructio	tion = ad on	dress (HERE)						
If ZERO PC If ZERO PC		= 1; = ad = 0; = ad	= 1; = address (Jump) = 0; = address (HERE + 2)							

CAL	.L	Subrouti	Subroutine Call							
Synta	ax:	CALL k {,	CALL k {,s}							
Oper	ands:	$0 \le k \le 104$ s \in [0,1]	0 ≤ k ≤ 1048575 s ∈ [0.1]							
Oper	ation:	$\begin{array}{l} (PC) + 4 \rightarrow \\ k \rightarrow PC < 20 \\ \text{if } s = 1 \\ (W) \rightarrow WS \\ (Status) \rightarrow \\ (BSR) \rightarrow B \end{array}$	$\begin{array}{l} (\text{PC}) + 4 \rightarrow \text{TOS}, \\ k \rightarrow \text{PC<20:1>}, \\ \text{if s = 1} \\ (\text{W}) \rightarrow \text{WS}, \\ (\text{Status}) \rightarrow \text{STATUSS}, \\ (\text{BSR}) \rightarrow \text{BSRS} \end{array}$							
Statu	is Affected:	None								
Enco 1st w 2nd v	oding: /ord (k<7:0>) word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈					
		(PC + 4) is stack. If 's' registers a respective STATUSS update occ 20-bit value CALL is a	memory range. First, return address (PC + 4) is pushed onto the return stack. If 's' = 1, the W, Status and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:1>. CALL is a 2-cycle instruction							
Word	ls:	2								
Cycle	es:	2	2							
QC	ycle Activity:									
	Q1	Q2	Q3	5	Q4					
	Decode	Read literal 'k'<7:0>,	PUSH F stac	PC to F k V	Read literal k'<19:8>, Vrite to PC					
	No	No	No	No						
	operation	operation	opera	tion	operation					
<u>Exan</u>	nple:	HERE	CALL	THERE	, 1					

Before Instruction PC

After Instruction

PC = TOS = WS = BSRS = STATUSS =

=

address (HERE)

Status

address (THERE) address (HERE + 4) W BSR

© 2016-2017 Microchip Technology Inc.

CPFS	SLT	Compare	Compare f with W, skip if f < W						
Synta	x:	CPFSLT f	CPFSLT f {,a}						
Opera	inds:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]						
Opera	ition:	(f) – (W), skip if (f) < ((unsigned c	(f) - (W), skip if $(f) < (W)$ (unsigned comparison)						
Status	Affected:	None	None						
Encoc	ling:	0110	000a ffi	ff ffff					
Descr	iption:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the COB bank							
Words	6:	1							
Cycles	s.	1(2)							
e yelet		Note: 3 c	ycles if skip ar	nd followed					
		by	a 2-word instru	uction.					
Q Cy	cle Activity:								
г	Q1	Q2	Q3	Q4					
	Decode	Read	Process	No					
lfskir	o.	register i	Dala	operation					
11 544	01	02	03	04					
Г	No	No	No	No					
	operation	operation	operation	operation					
lf skip	o and followed	d by 2-word in	struction:						
_	Q1	Q2	Q3	Q4					
	No	No	No	No					
-	operation	operation	operation	operation					
	No operation	No	No	No					
L	operation	operation	operation	operation					
<u>Exam</u>	<u>ple</u> :	HERE (NLESS : LESS :	CPFSLT REG, :	1					
E	Before Instruc	tion							
	PC	= Ad	dress (HERE)					
	W After Instructio	= ?							
F		ייי ۸ <i>۱۰ ح</i>							
	PC	< vv; = Ad	dress (LESS)					
	If REG	≥ W;	duese (
	PC	= Ad	uress (NLES:	5)					

DAV	v	ecimal A	Adjust V	N Re	gist	ter				
Synta	ax:	D	DAW							
Oper	ands:	N	one							
Operation:			If [W<3:0> > 9] or [DC = 1] then (W<3:0>) + 6 \rightarrow W<3:0>; else (W<3:0>) \rightarrow W<3:0>;							
		lf (V el (V	If $[W<7:4> + DC > 9]$ or $[C = 1]$ then $(W<7:4>) + 6 + DC \rightarrow W<7:4>$; else $(W<7:4>) + DC \rightarrow W<7:4>$							
Statu	is Affected:	С								
Enco	oding:		0000	0000	000	00	0111			
Desc	cription:	Dž in at pr	DAW adjusts the 8-bit value in W, result- ing from the earlier addition of two vari- ables (each in packed BCD format) and produces a correct packed BCD result.							
Word	ds:	1								
Cycle	es:	1								
QC	ycle Activity:									
	Q1		Q2	Q3			Q4			
	Decode	rec	Read	Process			Write			
Exan	nple1:	10		Du	a					
		DA	AW							
	Before Instruc	tion								
	W	=	A5h							
	C DC	=	0 0							
	After Instruction	n								
W = C = DC =			= 05h = 1 = 0							
	Before Instruc	tion								
	W C DC	= = =	CEh 0 0							
	Atter Instructio	n	246							
	C DC	=	34n 1 0							

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
3D59h	I2C2ADR0				AD	R				591
3D58h	I2C2ADB1	ADB								
3D57h	I2C2ADB0		ADB							
3D56h	I2C2CNT				CN	IT				588
3D55h	I2C2TXB				TX	(B				
3D54h	I2C2RXB				R۷	(B				
3D53h - 3D1Dh	—				Unimple	mented				
3D1Ch	SPI1CLK			-	CLK	SEL		-		544
3D1Bh	SPI1INTE	SRMTIE	TCZIE	SOSIE	EOSIE	—	RXOIE	TXUIE	—	538
3D1Ah	SPI1INTF	SRMTIF	TCZIF	SOSIF	EOSIF	—	RXOIF	TXUIF	—	537
3D19h	SPI1BAUD				BA	UD				540
3D18h	SPI1TWIDTH	—	—	—	—	—		TWIDTH		539
3D17h	SPI1STATUS	TXWE	—	TXBE	—	RXRE	CLRBF	_	RXBF	543
3D16h	SPI1CON2	BUSY	SSFLT	_	_	_	SSET	TXR	RXR	542
3D15h	SPI1CON1	SMP	CKE	CKP	FST	—	SSP	SDIP	SDOP	541
3D14h	SPI1CON0	EN	_	—	_	_	LSBF	MST	BMODE	540
3D13h	SPI1TCNTH	_	—	_	_	_		TCNTH		539
3D12h	SPI1TCNTL				TCN	NTL				538
3D11h	SPI1TXB				T>	(B				544
3D10h	SPI1RXB				R۷	(B				543
3D0Fh - 3CFFh	—		Unimplemented							
3CFEh	MD1CARH	—	—	_			СН			474
3CFDh	MD1CARL	_		—			CL			474
3CFCh	MD1SRC	_		—			MS			475
3CFBh	MD1CON1	_	—	CHPOL	CHSYNC	—	_	CLPOL	CLSYNC	473
3CFAh	MD1CON0	EN	—	OUT	OPOL	—	_	_	BIT	472
3CF9h - 3CE7h	—				Unimple	mented				
3CE6h	CLKRCON	EN		—	D	С		DIV		118
3CE5h	CLKRCLK	_	—	—	—		C	LK		119
3CE4h - 3C7Fh	—			1	Unimple	mented				
3C7Eh	CLCDATA0	_		—	—	CLC4OUT	CLC3OUT	CLC2OUT	CLC10UT	450
3C7Dh	CLC1GLS3	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	449
3C7Ch	CLC1GLS2	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	448
3C7Bh	CLC1GLS1	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	447
3C7Ah	CLC1GLS0	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	446
3C79h	CLC1SEL3				D4	IS				445
3C78h	CLC1SEL2	D3S								445
3C77h	CLC1SEL1				D2	2S				445
3C76h	CLC1SEL0	D1S							445	
3C75h	CLC1POL	POL	—	—	—	G4POL	G3POL	G2POL	G1POL	444
3C74h	CLC1CON	EN	OE	OUT	INTP	INTN		MODE		443
3C73h	CLC2GLS3	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	449
3C72h	CLC2GLS2	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	448
3C71h	CLC2GLS1	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	447
3C70h	CLC2GLS0	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	446
3C6Fh	CLC2SEL3				D4	IS				445

TABLE 44-1: REGISTER FILE SUMMARY FOR PIC18(L)F24/25K42 DEVICES (CONTINUED)

 $\label{eq:logistical} \mbox{Legend:} \qquad x \mbox{=} unknown, u \mbox{=} unchanged, \mbox{=} unimplemented, q \mbox{=} value depends on condition$

Note 1: Not present in LF devices.





TABLE 46-22: I²C BUS START/STOP BITS REQUIREMENTS

Standard (Operating C	herwise stated)			\frown		$\langle \rangle$		
Param No.	Symbol	Characteristic			Тур	Max.	Units	Conditions	
SP90*	TSU:STA	Start condition	100 kHz mode	4700	\wedge	—	ns	Only relevant for Repeated Start	
		Setup time	400 kHz mode	600	\nearrow	/-	$ \rangle$	condition	
SP91*	THD:STA	Start condition	100 kHz mode	4000		$\backslash - \backslash$	ns	After this period, the first clock	
		Hold time	400 kHz mode	660	1	_	\triangleright	pulse is generated	
SP92*	Tsu:sto	Stop condition	100 kHz mode	~4700	$\langle - \rangle$	-	ns		
		Setup time	400 kHz mode	600	\nearrow	\succ			
SP93	THD:STO	Stop condition	100 kHz mode	4060	$\overline{\langle}$	\sim –	ns		
		Hold time	400 kHz mode	600	\searrow	_			

* These parameters are characterized byt not tested

FIGURE 46-19: I²C BUS DATA TIMING

