



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 64MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 16KB (8K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 5.5V |
| Data Converters | A/D 24x12b; D/A 1x5b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 28-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18f24k42-i-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Bank | BSR<5:0> | addr<7:0> | PIC18(L)F24K42 | PIC18(L)F25K42 | Address addr<13:0> | | |
|----------|----------|---------------|----------------|----------------|-------------------------|--------------|------|
| Deals 0 | | 00h | Access RAM | Access RAM | 0000h 005Fh | | |
| Bank 0 | 00 0000 | FFh | GPR | GPR | 0060h 00FFh | | |
| Bank 1 | 00 0001 | 00h FEh | GPR | GPR | 0100h • • | | |
| Bank 2 | 00 0010 | 00h EEb | GPR | GPR | • | | |
| Bank 3 | 00 0011 | 00h FFh | GPR | GPR | 03FFh | | |
| Banks | 00 0100 | 00h • | | GPR | 0400h • | Virtual Bank | 70 |
| 4 10 7 | 00 0111 | • FFh | Unimplemented | | • 07FFh | SFR | 6 |
| Banks | 00 1000 | 00h • | Unimplemented | | 0800h • | | _] F |
| 8 to 55 | | • • FFh | | Unimplemented | • • 37FFh | | |
| Banks | 11 1000 | 00h • | SFR | SFR | 3800h • | | |
| 50 10 62 | 11 1110 | • FFh | | | • 3EFFh | | |
| Bank 63 | 11 1111 | 00h | SFR | SFR | 3F00h 3F5Fh 3E60b | | |

FIGURE 4-4: DATA MEMORY MAP FOR PIC18(L)F24/25K42 DEVICES

PIC18(L)F24/25K42

FIGURE 4-7: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

When 'a' = 0 and $f \ge 60h$:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and 0FFh. This is the same as locations 3F60h to 3FFFh (Bank 63) of data memory.

Locations below 60h are not available in this addressing mode.



When 'a' = 0 and $f \le 5Fh$:

The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

When 'a' = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 63 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.

8.1 Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

8.2 Brown-out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- · BOR is always on
- BOR is off when in Sleep
- BOR is controlled by software
- BOR is always off

Refer to Table 8-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV<1:0> bits in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Table 46-11 for more information.

8.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

8.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

8.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

8.2.4 BOR AND BULK ERASE

BOR is forced ON during PFM Bulk Erase operations to make sure that a safe erase voltage is maintained for a successful erase cycle.

During Bulk Erase, the BOR is enabled at 2.45V for F and LF devices, even if it is configured to some other value. If VDD falls, the erase cycle will be aborted, but the device will not be reset.

8.14 Register Definitions: Power Control

| REGISTER 0 | 2. FCON | D. FOWLING | | | | | |
|------------|------------|------------|------------|------------|------------|------------|------------|
| R/W/HS-0/q | R/W/HS-0/q | R/W/HC-1/q | R/W/HC-1/q | R/W/HC-1/q | R/W/HC-1/q | R/W/HC-0/u | R/W/HC-q/u |
| STKOVF | STKUNF | WDTWV | RWDT | RMCLR | RI | POR | BOR |
| bit 7 | | | | | | | bit 0 |

REGISTER 8-2: PCON0: POWER CONTROL REGISTER 0

| Legend: | | | | | | | |
|------------------|---|---|---|--|--|--|--|
| HC = Bit is cle | ared by hardware | | HS = Bit is set by hardware | | | | |
| R = Readable | bit W | = Writable bit | U = Unimplemented bit, read as '0' | | | | |
| u = Bit is unch | anged x = | = Bit is unknown | -m/n = Value at POR and BOR/Value at all other Resets | | | | |
| '1' = Bit is set | ·°, | = Bit is cleared | q = Value depends on condition | | | | |
| bit 7 | STKOVF: Stack (1 = A Stack Ove 0 = A Stack Ove | Overflow Flag bit erflow occurred (more erflow has not occurr | e CALLs than fit on the stack) ed or set to '0' by firmware | | | | |
| bit 6 | STKUNF: Stack U 1 = A Stack Un 0 = A Stack Un | Underflow Flag bit iderflow occurred (mi derflow has not occu | ore RETURNs than CALLS) Irred or set to '0' by firmware | | | | |
| bit 5 | WDTWV: Watchdog Window Violation bit 1 = A WDT window violation has not occurred or set to '1' by firmware 0 = A CLRWDT instruction was issued when the WDT Reset window was closed (set to '0' in hardware when a WDT window violation Reset occurs) | | | | | | |
| bit 4 | RWDT: WDT Res 1 = A WDT ove 0 = A WDT ove | set Flag bit rflow/time-out Reset rflow/time-out Reset | has not occurred or set to '1' by firmware has occurred (set to '0' in hardware when a WDT Reset occurs) | | | | |
| bit 3 | RMCLR : MCLR I 1 = A MCLR Res $0 = A MCLR Res$ | Reset Flag bit eset has not occurrec eset has occurred (se | f or set to '1' by firmware set to '0' in hardware when a $\overline{\text{MCLR}}$ Reset occurs) | | | | |
| bit 2 | RI: RESET Instruct1 = A RESET instruction0 = A RESET instruction | ction Flag bit struction has not bee nstruction has been | en executed or set to '1' by firmware executed (set to '0' in hardware upon executing a RESET | | | | |
| bit 1 | POR: Power-on I 1 = No Power-or 0 = A Power-on | Reset Status bit on Reset occurred or Reset occurred (set | set to '1' by firmware to '0' in hardware when a Power-on Reset occurs) | | | | |
| bit 0 | BOR: Brown-out 1 = No Brown-out 0 = A Brown-out | Reset Status bit out Reset occurred or t Reset occurred (se | ⁻ set to '1' by firmware t to '0' in hardware when a Brown-out Reset occurs) | | | | |

| R/W/HS-0/ | /0 R-0/0 | R-0/0 | R-0/0 | R-0/0 | R-0/0 | R-0/0 | R-0/0 |
|----------------|--|---|----------------------------------|-----------------------------------|--|--------------------------------------|-----------------------------------|
| TMR0IF | U1IF | U1EIF | U1TXIF | U1RXIF | I2C1EIF | I2C1IF | I2C1TXIF |
| bit 7 | | • | • | | • | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | ole bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | |
| u = Bit is un | nchanged | x = Bit is unkr | nown | -n/n = Value | at POR and BO | R/Value at all c | other Resets |
| '1' = Bit is s | et | '0' = Bit is clea | ared | HS = Bit is se | et in hardware | | |
| | | | | | | | |
| bit 7 | TMROIF: TMF | R0 Interrupt Fla | ıg bit | | | | |
| | 1 = Interrupt | has occurred (| must be clear | ed by software | e) | | |
| 1.11.0 | | event has not o | occurred | | | | |
| bit 6 | U1IF: UARI1 | Interrupt Flag | bit | | | | |
| | 1 = Interrupt 0 = Interrupt | nas occurred | occurred | | | | |
| hit 5 | | 1 Framing Fre | or Interrunt Fl | ag hit | | | |
| bit 0 | | has occurred | | | | | |
| | 0 = Interrupt | event has not o | occurred | | | | |
| bit 4 | U1TXIF: UAR | RT1 Transmit In | terrupt Flag b | oit | | | |
| | 1 = Interrupt | has occurred | | | | | |
| | 0 = Interrupt | event has not o | occurred | | | | |
| bit 3 | U1RXIF: UAF | RT1 Receive In | terrupt Flag b | it | | | |
| | 1 = Interrupt | has occurred | | | | | |
| | 0 = Interrupt | event has not o | occurred | | | | |
| bit 2 | 12C1EIF: I ² C1 | I Error Interrup | t Flag bit | | | | |
| | 1 = Interrupt | has occurred | agurrad | | | | |
| b :4.4 | | | | | | | |
| DICI | | Interrupt Flag L | DIC | | | | |
| | 0 = Interrupt | event has not o | occurred | | | | |
| bit 0 | | C1 Transmit Int | errupt Flag bit | t | | | |
| | 1 = Interrupt | has occurred | o | • | | | |
| | 0 = Interrupt | event has not o | occurred | | | | |
| Note: I | Interrupt flag bits g enable bit, or the g prior to enabling a | get set when a lobal enable bi n interrupt. | n interrupt co t. User softwa | ndition occurs, re should ensu | regardless of the regardless o | ne state of its te interrupt flag | corresponding g bits are clear |

REGISTER 11-6: PIR3: PERIPHERAL INTERRUPT REGISTER 3

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | | | |
|------------------|---|------------------------|------------------|----------------|------------------|------------------|--------------|--|--|--|
| TMR0IP | U1IP | U1EIP | U1TXIP | U1RXIP | I2C1EIP | I2C1IP | I2C1TXIP | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable I | bit | W = Writable | bit | U = Unimpler | nented bit, read | l as '0' | | | | |
| u = Bit is uncha | anged | x = Bit is unki | nown | -n/n = Value a | at POR and BO | R/Value at all o | other Resets | | | |
| '1' = Bit is set | | '0' = Bit is cle | ared | | | | | | | |
| | | | | | | | | | | |
| bit 7 | TMR0IP: TMF | R0 Interrupt Pr | iority bit | | | | | | | |
| | 1 = High prio | rity | | | | | | | | |
| hit C | | Ily | ity bit | | | | | | | |
| DILO | 1 = High prio | rity | ILY DIL | | | | | | | |
| | 0 = Low prior | rity | | | | | | | | |
| bit 5 | U1EIP: UART | 1 Framing Err | or Interrupt Pr | iority bit | | | | | | |
| | 1 = High priority | | | | | | | | | |
| | 0 = Low prior | rity | | | | | | | | |
| bit 4 | U1TXIP: UAR | RT1 Transmit Ir | nterrupt Priorit | y bit | | | | | | |
| | 1 = High priority | | | | | | | | | |
| bit 3 | | IIIY DT1 Deceive In | terrunt Priority | v bit | | | | | | |
| bit 5 | 1 = High prio | rity | iterrupt i nont | y Dit | | | | | | |
| | 0 = Low prior | rity | | | | | | | | |
| bit 2 | I2C1EIP: I ² C ² | 1 Error Interrup | t Priority bit | | | | | | | |
| | 1 = High prio | rity | | | | | | | | |
| | 0 = Low prior | rity | | | | | | | | |
| bit 1 | I2C1IP: I ² C1 | Interrupt Priori | ty bit | | | | | | | |
| | 1 = High prio | rity | | | | | | | | |
| bit 0 | | ny C1 Transmit Int | errunt Priority | hit | | | | | | |
| Sit U | 1 = High prio | ritv | .on upt i nonty | DIL | | | | | | |
| | 0 = Low prior | rity | | | | | | | | |
| | | | | | | | | | | |

REGISTER 11-28: IPR3: PERIPHERAL INTERRUPT Priority REGISTER 3

12.4 Register Definitions: Voltage Regulator Control

REGISTER 12-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER⁽¹⁾

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0/0 | R/W-1/1 |
|------------------|-------|-------------------|------|---|-----|---------|-------------|
| | _ | — | — | — | — | VREGPM | Reserved |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable b | oit | W = Writable bit | | U = Unimplemented bit, read as '0' | | | |
| u = Bit is uncha | anged | x = Bit is unkn | own | -n/n = Value at POR and BOR/Value at all other Re | | | ther Resets |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | |

bit 7-2 Unimplemented: Read as '0'

VREGPM: Voltage Regulator Power Mode Selection bit

- 1 = Low-Power Sleep mode enabled in Sleep⁽²⁾
- Draws lowest current in Sleep, slower wake-up
- 0 = Normal Power mode enabled in Sleep⁽²⁾

Draws higher current in Sleep, faster wake-up

bit 0 **Reserved:** Read as '1'. Maintain this bit set.

Note 1: PIC18F2xK42 only.

bit 1

2: See Section 46.0 "Electrical Specifications".

15.3 Data EEPROM Memory

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, which is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Four SFRs are used to read and write to the data EEPROM as well as the program memory. They are:

- NVMCON1
- NVMCON2
- NVMDAT
- NVMADRL
- NVMADRH⁽¹⁾

Note 1: NVMADRH register is not implemented on PIC18(L)F24/25K42.

The data EEPROM allows byte read and write. When interfacing to the data memory block, NVMDAT holds the 8-bit data for read/write and the NVMADRH:NVMADRL register pair holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an internal programming timer; it will vary with voltage and temperature as well as from chip-to-chip. Refer to the Data EEPROM Memory parameters in Section 46.0 "Electrical Specifications" for limits.

15.3.1 NVMADRL AND NVMADRH REGISTERS

The NVMADRH:NVMADRL registers are used to address the data EEPROM for read and write operations.

15.3.2 NVMCON1 AND NVMCON2 REGISTERS

Access to the data EEPROM is controlled by two registers: NVMCON1 and NVMCON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The NVMCON1 register (Register 15-1) is the control register for data and program memory access. Control bits REG<1:0> determine if the access will be to program, Data EEPROM Memory or the User IDs, Configuration bits, Revision ID and Device ID.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear.

The WRERR bit is set by hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

The WR control bit initiates write operations. The bit can be set but not cleared by software. It is cleared only by hardware at the completion of the write operation.

The NVMIF Interrupt Flag bit of the PIR0 register is set when the write is complete. It must be cleared by software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (REG<1:0> = 0x10). Program memory is read using table read instructions. See **Section 15.1.1 "Table Reads and Table Writes**" regarding table reads.

16.12 Register Definitions: CRC and Scanner Control

Long bit name prefixes for the CRC and Scanner peripherals are shown in Table 16-1. Refer to **Section 1.4.2.2 "Long Bit Names**" for more information.

TABLE 16-1:

| Peripheral | Bit Name Prefix | | |
|------------|-----------------|--|--|
| CRC | CRC | | |

REGISTER 16-1: CRCCON0: CRC CONTROL REGISTER 0

| R/W-0/0 | R/W-0/0 | R-0 | R/W-0/0 | U-0 | U-0 | R/W-0/0 | R-0 |
|---------|---------|------|---------|-----|-----|---------|-------|
| EN | GO | BUSY | ACCM | | | SHIFTM | FULL |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7 | EN: CRC Enable bit 1 = CRC module is enabled 0 = CRC is disabled |
|---------|---|
| bit 6 | GO: CRC Go bit 1 = Start CRC serial shifter 0 = CRC serial shifter turned off |
| bit 5 | BUSY: CRC Busy bit 1 = Shifting in progress or pending 0 = All valid bits in shifter have been shifted into accumulator |
| bit 4 | ACCM: Accumulator Mode bit 1 = Data is concatenated with zeros 0 = Data is not concatenated with zeros |
| bit 3-2 | Unimplemented: Read as '0' |
| bit 1 | SHIFTM: Shift Mode bit 1 = Shift right (LSb) 0 = Shift left (MSb) |
| bit 0 | FULL: Data Path Full Indicator bit 1 = CRCDATH/L registers are full 0 = CRCDATH/L registers have shifted their data into the shifter |

REGISTER 16-2: CRCCON1: CRC CONTROL REGISTER 1

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | DLEN | <3:0> | | | PLEN | <3:0> | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | | | | |
|----------------------|-----------|---|---|--|--|--|--|
| R = Readable bit | | W = Writable bit | U = Unimplemented bit, read as '0' | | | | |
| u = Bit is unchanged | | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets | | | | |
| '1' = Bit is set | | '0' = Bit is cleared | | | | | |
| | | Data Lawath Mite | | | | | |
| bit 7-4 DLEN<3:0>: D | | 0>: Data Length bits be length of the data word 1 (Set 1) | a Example 16 1) | | | | |
| | Denotes t | The length of the data word -1 (Si | | | | | |

bit 3-0 **PLEN<3:0>:** Polynomial Length bits Denotes the length of the polynomial -1 (See Example 16-1)

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | | |
|------------------|-----------------------------|-------------------|---------|--------------|------------------|------------------|--------------|--|--|
| | LADR<7:0> ^(1, 2) | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable b | oit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | | | |
| u = Bit is uncha | anged | x = Bit is unkn | nown | -n/n = Value | at POR and BO | R/Value at all c | other Resets | | |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | | | |

REGISTER 16-14: SCANLADRL: SCAN LOW ADDRESS LOW BYTE REGISTER

bit 7-0 LADR<7:0>: Scan Start/Current Address bits^(1, 2) Least Significant bits of the current address to be fetched from, value increments on each fetch of memory

2: While SGO = 1 (SCANCON0 register), writing to this register is ignored.

REGISTER 16-15: SCANHADRU: SCAN HIGH ADDRESS UPPER BYTE REGISTER

| U-0 | U-0 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | | |
|-------|-----|---------|-------------|---------|---------|---------|---------|--|--|
| — | — | | HADR<21:16> | | | | | | |
| bit 7 | | | | | | | bit 0 | | |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

|--|

bit 5-0 HADR<21:16>: Scan End Address bits^(1, 2)

Upper bits of the address at the end of the designated scan

- **Note 1:** Registers SCANHADRU/H/L form a 22-bit value but are not guarded for atomic or asynchronous access; registers should only be read or written while SGO = 0 (SCANCON0 register).
 - 2: While SGO = 1 (SCANCON0 register), writing to this register is ignored.

Note 1: Registers SCANLADRU/H/L form a 22-bit value, but are not guarded for atomic or asynchronous access; registers should only be read or written while SGO = 0 (SCANCON0 register).

24.5.6 EDGE-TRIGGERED ONE-SHOT MODE

The Edge-Triggered One-Shot modes start the timer on an edge from the external signal input, after the ON bit is set, and clear the ON bit when the timer matches the T2PR period value. The following edges will start the timer:

- Rising edge (MODE<4:0> = 01001)
- Falling edge (MODE<4:0> = 01010)
- Rising or Falling edge (MODE<4:0>='01011')

If the timer is halted by clearing the ON bit then another TMRx_ers edge is required after the ON bit is set to resume counting. Figure 24-9 illustrates operation in the rising edge One-Shot mode.

When Edge-Triggered One-Shot mode is used in conjunction with the CCP then the edge-trigger will activate the PWM drive and the PWM drive will deactivate when the timer matches the CCPRx pulse width value and stay deactivated when the timer halts at the T2PR period count match.

FIGURE 24-9: EDGE TRIGGERED ONE-SHOT MODE TIMING DIAGRAM (MODE = 01001)



| R/W-0/0 | R/W-1/1 | R/W-0/0 | R/W-1/1 | R/W-0/0 | R/W-1/1 | R/W-0/0 | R/W-1/1 |
|-----------------|---|--|--------------------------------|------------------|------------------|-----------------|---------|
| P8TSE | L<1:0> | P7TSE | L<1:0> | P6TSE | EL<1:0> | P5TSE | EL<1:0> |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplen | nented bit, read | 1 as '0' | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| bit 7-6 | P8TSEL<1:0> 11 = PWM8 10 = PWM8 01 = PWM8 00 = Reserve | PWM8 Time based on TMR based on TMR based on TMR ed | r Selection bit 6 4 2 | S | | | |
| bit 5-4 | P7TSEL<1:0> 11 = PWM7 10 = PWM7 01 = PWM7 00 = Reserve | PWM7 Time based on TMR based on TMR based on TMR ed | r Selection bit 6 4 2 | S | | | |
| bit 3-2 | P6TSEL<1:0> 11 = PWM6 b 10 = PWM6 b 01 = PWM6 b 00 = Reserve | >: PWM6 Time pased on TMR6 pased on TMR4 pased on TMR2 d | r Selection bit | S | | | |
| bit 1-0 | P5TSEL<1:0 > 11 = PWM5 b 10 = PWM5 b 01 = PWM5 b 00 = Reserve | >: PWM5 Time pased on TMR6 pased on TMR4 pased on TMR2 d | r Selection bit | S | | | |

REGISTER 26-2: CCPTMRS1: CCP TIMERS CONTROL REGISTER 1

| U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | |
|----------------------|-----|--------------------|------------------------|---|---------|---------|---------|--|
| — | — | — | CH<4:0> ⁽¹⁾ | | | | | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable I | oit | W = Writable bit | | U = Unimplemented bit, read as '0' | | | | |
| u = Bit is unchanged | | x = Bit is unknown | | -n/n = Value at POR and BOR/Value at all other Resets | | | | |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | | |
| | | | | | | | | |

REGISTER 32-3: MD1CARH: MODULATION HIGH CARRIER CONTROL REGISTER

| bit 7-5 Unimplemented: Read as '0' | |
|------------------------------------|--|
|------------------------------------|--|

bit 4-0 CH<4:0>: Modulator Carrier High Selection bits⁽¹⁾ See Table 32-2 for signal list

Note 1: Unused selections provide an input value.

REGISTER 32-4: MD1CARL: MODULATION LOW CARRIER CONTROL REGISTER

| U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-------|-----|-----|---------|---------|------------------------|---------|---------|
| — | — | — | | | CL<4:0> ⁽¹⁾ | | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-5 Unimplemented: Read as '0'

bit 4-0 CL<4:0>: Modulator Carrier Low Input Selection bits⁽¹⁾ See Table 32-2 for signal list

Note 1:Unused selections provide a zero as the input value.

TABLE 32-2: MD1CARH/MD1CARL SELECTION MUX CONNECTIONS

| | MD1CARH | MD1CARL | | | |
|-----------------|-----------|------------|-----------------|-----------|------------|
| CH<4:0> | | Connection | CL<4:0> | | Connection |
| 11111- 10011 | 31- 19 | Reserved | 11111- 10011 | 31- 19 | Reserved |
| 10010 | 18 | CLC4OUT | 10010 | 18 | CLC4OUT |
| 10001 | 17 | CLC3OUT | 10001 | 17 | CLC3OUT |
| 10000 | 16 | CLC2OUT | 10000 | 16 | CLC2OUT |
| 01111 | 15 | CLC1OUT | 01111 | 15 | CLC1OUT |
| 01110 | 14 | NCO10UT | 01110 | 14 | NCO10UT |
| 01101- 01100 | 13- 12 | Reserved | 01101- 01100 | 13- 12 | Reserved |
| 01011 | 11 | PWM8 OUT | 01011 | 11 | PWM8 OUT |
| 01010 | 10 | PWM7 OUT | 01010 | 10 | PWM7 OUT |

© 2016-2017 Microchip Technology Inc.

33.6 DALI Mode (UART1 only)

DALI is a protocol used to control lighting in large buildings such as offices and factories. It consists of two modes: 'Control Device' and 'Control Gear'. A control device is the main controller that sends out commands to the lighting fixtures. The lighting fixture itself is known as control gear. All bit transmission is done in Manchester encoding, which is done by the hardware.

Manchester encoding contains the clock and data in a single bit stream. A bit always has a transition in the middle of the bit period and may or may not have a transition at the bit period boundaries. When consecutive bits are the same value then there will be a transition at the bit boundary. When the bit value changes then there will not be a transition at the bit boundary.

When ABDEN = 0, the receiver bit rate is determined by the BRG register. Otherwise, when ABDEN = 1, the first bit synchronizes the receiver to the transmitter and sets the receiver bit rate. The Start bit low period is measured and used as the timing reference for all data bits. The ABDOVF bit will be set if the Start bit low period causes the measurement counter to overflow. All bits that follow the Start bit are data bits. The bit stream terminates when there is no transition sensed in the middle of a bit period. See Figure 33-7.

The DALI wire is half-duplex: The transmit and receive lines are electrically tied together through an interface circuit such as a diode bridge. Wait periods between frames ensure that the Forward and Back Frames do not collide.

Unlike all other protocols, DALI is transmitted MSb first. The transaction starts when the 'control device' starts a transmission. A control device transmission is called the 'Forward Frame' and consists of two bytes in DALI 1.0 or three bytes in DALI 2.0. The first byte is the control followed by one or two data bytes. Typical frame timing is shown in Figure 33-8.

When writing code for DALI 2.0 Devices, where three bytes must be transmitted, the software must write the third byte to UxTXB as soon as UxTXIF goes true and before the output shifter becomes empty. This will ensure that three bytes are transmitted back-to-back without interruption.

All control gear on the line receive the 'Forward Frame'. One of the control gear may respond to this with a single byte in reply, called the 'Back Frame'. The DALI protocol requires that the Back Frame must begin to be received between 3.5 to 11 bit periods after the Forward Frame. If a Back Frame is received, the control device is required to wait a minimum of 11 bit periods after the end of the Back Frame. After this time, the control device is free to transmit another Forward Frame. See Figure 33-9. Forward and Back Frames are terminated by two idle bit periods or Stop bits. Normally these start in the first bit period of a byte. If both Stop bits are valid, the byte reception is terminated without further action.

If either Stop bit is invalid, the frame is tagged as invalid by saving a null byte, with the framing error set, in the receive FIFO.

A framing error will also occur when a no-transition is detected in the middle of a bit period and the byte in progress is not complete. In this case, the byte will be saved with the FERIF bit set.

33.6.1 DALI DEVICE TRANSMITTER

DALI Control Device mode is configured with the following settings:

- MODE<3:0> = 1000
- TXEN = 1
- RXEN = 1
- UxP1 = Forward Frames are held for transmission this number of half-bit periods after the completion of a Forward or Back Frame.
- UxP2 = Forward/Back Frame threshold delimiter. Any reception that starts this number of half bit periods after the completion of a Forward or Back Frame is detected as Forward Frame and sets the PERIF flag of the corresponding received byte.
- UxBRGH:L = Value to achieve 1200 baud rate
- TXPOL = appropriate polarity for interface circuit
- STP<1:0> = 10 for two Stop bits
- RxyPPS = TX pin selection code
- TX pin TRIS control = 0
- ON = 1

A Forward Frame is initiated by writing the control byte to the UxTXB register. Each data byte after the control byte must be written to the UxTXB register as soon as UxTXIF goes true. It is important that every write is performed after UxTXIF goes true, to ensure the transmit buffer is ready to accept the byte. Each write must also occur before the TXMTIF bit goes true, to ensure the Forward Frame bit stream is generated without interruption.

When TXMTIF goes true, indicating the transmit shift register has completed sending the last byte in the frame, the TX output is held in the Idle state for the number of half-bit periods selected by the STP<1:0> bits in the UxCON2 register.

After the last Stop bit, the TX output is held in the Idle state for an additional wait time determined by the halfbit period count in the UxP1 register. An 11 bit period delay requires a value of 22 in UxP1L.

Any writes to the UxTXB register that occur after TXMTIF goes true, but before the UxP1 wait time, will be held and then transmitted immediately following the wait time. If a Back Frame is received during the wait time, any bytes that may have been written to UxTXB will not be transmitted until after the Back Frame plus the UxP1 wait time.

34.5.2 TRANSMIT ONLY MODE

When TXR is set and RXR is clear, the SPI master is in Transmit Only mode. In this mode, data transfer triggering is affected by the BMODE bit of SPIxCON0.

When BMODE = 1, data transfers will occur whenever TXFIFO is not empty. Data will be transmitted as soon as the TXFIFO register is written to, matching functionality of SPI (MSSP) modules on previous 8-bit Microchip devices. The SPIxTCNT will decrement with each transfer. However, when SPIxTCNT is zero the next transfer is not inhibited and the corresponding SPIxTCNT decrement will cause the count to roll over to the maximum value. Any data received in this mode is not stored in RXFIFO. Figure 34-4 shows an example of sending a command and then sending a byte of data, using this mode.

When BMODE = 0, the transfer counter (SPIxTCNTH/ L) must also be written to before transfers will occur, and transfers will cease when the transfer counter reaches '0'.

For example, if SPIxTXB is written twice and then SPIxTCTL is written with '3', the transfer will start with the SPIxTCTL write. The two bytes in the TXFIFO will be sent after which the transfer will suspend until the third and last byte is written to SPIxTXB.



FIGURE 34-4: SPI MASTER OPERATION, COMMAND+WRITE DATA, TXR/RXR=1/0

PIC18(L)F24/25K42

| IOR | WF | with f | | | | | | |
|-------------|---|---|--|---------------|-----------------------|--|--|--|
| Synta | ax: | IORWF | IORWF f {,d {,a}} | | | | | |
| Oper | ands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | | | | | |
| Oper | ation: | (W) .OR. (f | \rightarrow dest | | | | | |
| Statu | s Affected: | N, Z | | | | | | |
| Enco | ding: | 0001 | 00da | ffff | ffff | | | |
| | | 10', the residence of the result is (default). If 'a' is '0', '1 If 'a' is '1', '1 GPR bank. If 'a' is '0' a set is enable in Indexed mode when tion 43.2.3 Oriented II eral Offset | Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 43.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- oral Offset Mode" for details | | | | | |
| Word | ls: | 1 | 1 | | | | | |
| Cycle | es: | 1 | 1 | | | | | |
| QC | ycle Activity: | | | | | | | |
| Q1 | | Q2 | Q3 | 3 | Q4 | | | |
| | Decode | Read register 'f' | Proce Dat | ess V a de | Vrite to stination | | | |
| <u>Exan</u> | Example: IORWF RESULT, 0, 1 Before Instruction | | | | | | | |

| LFS | R | Load FS | Load FSR | | | | | | | |
|------------------|----------------|--|---|---|---------------------------------------|--|--|--|--|--|
| Syntax: | | LFSR f, | LFSR f, k | | | | | | | |
| Operands: | | $\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 10 \end{array}$ | $\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 16383 \end{array}$ | | | | | | | |
| Operation: | | $k\toFSR$ | f | | | | | | | |
| Status Affected: | | None | | | | | | | | |
| Enco | ding: | 1110 1111 | 1110 0000 | 00k ₁₃ k k ₇ kkk | kkkk kkkk | | | | | |
| Description: | | The 14-b File Sele | The 14-bit literal 'k' is loaded into the File Select Register pointed to by 'f'. | | | | | | | |
| Word | ls: | 2 | 2 | | | | | | | |
| Cycle | es: | 2 | 2 | | | | | | | |
| QC | ycle Activity: | | | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | | | |
| | Decode | Read litera 'k' MSB | I Proce Data | ess a li I | Write teral 'k' VSB to FSRfH | | | | | |
| | Decode | Read litera 'k' LSB | I Proce Data | ess Wi a 'k' | rite literal to FSRfL | | | | | |

Example: LFSR 2, 3ABh

| <u></u> | DI OI | - / | 011 |
|-------------------|-------|-----|-----|
| After Instruction | | | |
| FSR2H | = | 03ł | ۱ |
| FSR2L | = | AB | h |

| Before Instruction | | | | | | |
|--------------------|---|-----|--|--|--|--|
| RESULT | = | 13h | | | | |
| W | = | 91h | | | | |
| After Instruction | | | | | | |
| RESULT | = | 13h | | | | |
| W | = | 93h | | | | |

PIC18(L)F24/25K42

| MOVF | Move f | | | MO | VFF | Move f to f | | | | |
|-------------------|---|---|--------------|-------|---|--|------------------|-------|--------------|--|
| Syntax: | MOVF f {,d {,a}} | | | Synt | ax: | MOVFF f | s,f _d | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 255 \\ d \ \in \ [0,1] \end{array}$ | | Oper | ands: | $\begin{array}{l} 0 \leq f_s \leq 4095 \\ 0 \leq f_d \leq 4095 \end{array}$ | | | | | |
| | a ∈ [0,1] | | | Oper | ation: | $(f_s) \rightarrow f_d$ | | | | |
| Operation: | $f \to \text{dest}$ | | | Statu | Status Affected: None | | | | | |
| Status Affected: | N, Z | | | Enco | odina. | | | | | |
| Encoding: | 0101 | 00da ffff ffff | | 1st v | vord (source) | 1100 | ffff | ffff | ffffs | |
| Description: | The conter | nts of register 'f | are moved to | 2nd | word (destin.) | 1111 | ffff | ffff | ffffd | |
| | a destination status of 'd placed in V placed back Location 'f' 256-byte b If 'a' is '0', ' If 'a' is '0', ' GPR bank. If 'a' is '0' a set is enable in Indexed mode when tion 43.2.3 Oriented I eral Offset | The contents of register 1 are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f \leq 95 (5Fh). See Sec- tion 43.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- | | | ds: es: ycle Activity: | The contents of source register 'f _s ' are moved to destination register 'f _d '. Location of source 'f _s ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'f _d ' can also be anywhere from 000h to FFFh. MOVFF has curtailed the source and destination range to the lower 4 Kbyte space of memory (Banks 1 through 15). For everything else, use MOVFFL. 2 2 (3) | | | | |
| Words: | 1 | | | | Q1 | Q2 | Q3 | | Q4 | |
| Cycles: | 1 | | | | Decode | Read | Proce | SS | No | |
| Q Cycle Activity: | | | | | | register 'f' | Data | a (| operation | |
| Q1 | Q2 | Q3 | Q4 | | Decode | No | No | | Write | |
| Decode | Read | Process | Write W | | Dooddo | operation | operat | ion r | register 'f' | |
| | register 'f' | Data | | | | No dummy | | | (dest) | |
| Evennler | MOUTE | | | | | read | | | | |
| | MOVE R | EG, U, U | | Биел | and a c | | | | | |
| Before Instruc | = 22 | Ph | | ⊨xar | | MOAF.F. | KEGI, R | EGZ | | |
| W | = FF | =h | | | Before Instruc | tion - ac | 2h | | | |
| After Instruction | | | | | REG2 = 11h | | | | | |

| Example: | MOVFF | REG1, | REG2 |
|-----------------------------------|--------------|------------|------|
| Before Instructio REG1 REG2 | on = = | 33h 11h | |
| After Instruction REG1 REG2 | = = | 33h 33h | |

REG

W

=

=

22h

22h

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on page | |
|------------------|-------------------|---------------|---------------|-------------|---------|---------|--------|-------|--------|---------------------|--|
| 3963h | CRCACCH | ACC15 | ACC14 | ACC13 | ACC12 | ACC11 | ACC10 | ACC9 | ACC8 | 223 | |
| 3962h | CRCACCL | ACC7 | ACC6 | ACC5 | ACC4 | ACC3 | ACC2 | ACC1 | ACC0 | 224 | |
| 3961h | CRCDATH | DATA15 | DATA14 | DATA13 | DATA12 | DATA11 | DATA10 | DATA9 | DATA8 | 223 | |
| 3960h | CRCDATL | DATA7 | DATA6 | DATA5 | DATA4 | DATA3 | DATA2 | DATA1 | DATA0 | 223 | |
| 395Fh | WDTTMR | | • | WDTTMR | • | • | STATE | PS | SCNT | 189 | |
| 395Eh | WDTPS | | | | PSO | CNT | • | • | | 188 | |
| 395Dh | WDTPS | | | | PSO | CNT | | | | 188 | |
| 395Ch | WDTCON1 | _ | | CS — WINDOW | | | | | | 187 | |
| 395Bh | WDTCON0 | — | — | | | PS | | | SEN | 186 | |
| 395Ah - 38A0h | — | | | | Unimple | emented | | | | | |
| 389Fh | IVTADU | | | | A | D | | | | 172 | |
| 389Eh | IVTADH | | AD | | | | | | | | |
| 389Dh | IVTADL | | | | A | D | | | | 172 | |
| 389Ch - 3891h | — | | Unimplemented | | | | | | | | |
| 3890h | PRODH_SHAD | | PRODH | | | | | | | | |
| 388Fh | PRODL_SHAD | | PRODL | | | | | | | | |
| 388Eh | FSR2H_SHAD | — | FSR2H | | | | | | | | |
| 388Dh | FSR2L_SHAD | | FSR2L | | | | | | | | |
| 388Ch | FSR1H_SHAD | _ | FSR1H | | | | | | | | |
| 388Bh | FSR1L_SHAD | | FSR1L | | | | | | | 130 | |
| 388Ah | FSR0H_SHAD | _ | — | | | F | SR0H | | | 130 | |
| 3889h | FSR0L_SHAD | | | | FSI | ROL | | | | 130 | |
| 3888h | PCLATU SHAD | — | — | — | | | PCU | | | 130 | |
| 3887h | PCLATH SHAD | | | | PC | СН | | | | 130 | |
| 3886h | BSR_SHAD | BSR | | | | | | | 130 | | |
| 3885h | WREG_SHAD | | WREG | | | | | | | 130 | |
| 3884h | STATUS SHAD | — | то | PD | N | OV | Z | DC | С | 130 | |
| 3883h | SHADCON | — | — | — | — | — | — | _ | SHADLO | 173 | |
| 3882h | BSR_CSHAD | BSR | | | | | | | 62 | | |
| 3881h | WREG_C- SHAD | | · | WREG | | | | | | 62 | |
| 3880h | STATUS_C- SHAD | — | TO | PD | N | OV | Z | DC | С | 62 | |
| 387Fh - 3800h | — | Unimplemented | | | | | | | | | |

TABLE 44-1: REGISTER FILE SUMMARY FOR PIC18(L)F24/25K42 DEVICES (CONTINUED)

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note 1: Not present in LF devices.



FIGURE 46-2: VOLTAGE FREQUENCY GRAPH, -40°C - TA +125°C, PIC18LF24/25K42 ONLY



PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | <u>[X]</u> ⁽²⁾ - | ¥ | <u>/xx</u> | <u>xxx</u> | Exa | mple | 95: | | |
|--------------------------|---|---|-------------------------|------------|----------|--|---|--|--|
| Device | Tape and Reel Option | Temperature Range | Package | Pattern | a) b) | PIC PDI PIC pack | 18F24K42-E/P 301 = Extended temp., P package, QTP pattern #301. 18F25K42-E/SO = Extended temp., SOIC age. | | |
| Device: | PIC18F24K42 PIC18F25K42 | , PIC18LF24K42, , PIC18LF25K42 | | | c) | c) PIC18F24K42T-I/ML = Tape and reel, Indust temp., QFN package. | | | |
| Tape and Reel Option: | Blank = standa T = Tape and I | ard packaging (tube Reel ^{(1),} (2) | e or tray) | | | | | | |
| Temperature Range: | E = -40 I = -40 | °C to +125°C (E °C to +85°C (I | Extended) ndustrial) | | Note | ə 1: | Tape and Reel option is available for ML, | | |
| Package: | ML = 28-1 MV = 28-1 SO = 28-1 SP = 28-1 SS = 28-1 | ead QFN 6x6mm ead UQFN 4x4x0.5 ead SOIC ead Skinny Plastic ead SSOP | 5mm DIP | | | 2: | My, P1, SO and SS packages with industrial Temperature Range only. Tape and Reel identifier only appears in catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. | | |
| Pattern: | QTP, SQTP, C (blank otherwi | ode or Special Rec se) | quirements | | | | | | |
| | | | | | | | | | |