



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

2 0 0 0 0 0	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f25k42t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 11.2 Interrupt Vector Table (IVT)

The interrupt controller supports an Interrupt Vector Table (IVT) that contains the vector address location for each interrupt request source.

The Interrupt Vector Table (IVT) resides in program memory, starting at address location determined by the IVTBASE registers; refer to Registers 11-36 through 11-38 for details. The IVT contains 68 vectors, one for each source of interrupt. Each interrupt vector location contains the starting address of the associated Interrupt Service Routine (ISR).

The MVECEN bit in Configuration Word 2L controls the availability of the vector table.

#### 11.2.1 INTERRUPT VECTOR TABLE BASE ADDRESS (IVTBASE)

The start address of the vector table is user programmable through the IVTBASE registers. The user must ensure the start address is such that it can encompass the entire vector table inside the program memory.

Each vector address is a 16-bit word (or two address locations on PIC18 devices). So for n interrupt sources, there are 2n address locations necessary to hold the table starting from IVTBASE as the first location. So the staring address of IVTBASE should be chosen such that the address range form IVTBASE to (IVTBASE +2n-1) can be encompassed inside the program flash memory.

For example, the PIC18(L)F24/25K42 devices the highest vector number is 81. So IVTBASE should be chosen such that (IVTBASE + 0xA1) is less than the last memory location in program flash memory.

A programmable vector table base address is useful in situations to switch between different sets of vector tables, depending on the application. It can also be used when the application program needs to update the existing vector table (vector address values).

Note: It is required that the user assign an even address to the IVTBASE register for correct operation.

## 11.2.2 INTERRUPT VECTOR TABLE CONTENTS

#### MVECEN = 0

When MVECEN = 0, the address location pointed by the IVTBASE registers has a GOTO instruction for a high priority interrupt. Similarly, the corresponding low priority vector location also has a GOTO instruction, which is executed in case of a low priority interrupt.

#### MVECEN = 1

When MVECEN = 1, the value in the vector table of each interrupt, points to the address location of the first instruction of the interrupt service routine.

ISR Location = Interrupt Vector Table entry << 2.

#### 11.2.3 INTERRUPT VECTOR TABLE (IVT) ADDRESS CALCULATION

#### MVECEN = 0

When the MVECEN bit in Configuration Word 2L (Register 5-3) is cleared, the address pointed by IVTBASE registers is used as the high priority interrupt vector address. The low priority interrupt vector address is offset eight instruction words from the address in IVTBASE registers.

For PIC18 devices the IVTBASE registers default to 00 0008h, the high priority interrupt vector address will be 00 0008h and the low priority interrupt vector address will be 00 0018h.

#### MVECEN = 1

Each interrupt has a unique vector number associated with it as defined in Table 11-2. This vector number is used for calculating the location of the interrupt vector for a particular interrupt source.

Interrupt Vector Address = IVTBASE + (2\*Vector Number).

This calculated Interrupt Vector Address value is stored in the IVTAD<20:0> registers when an interrupt is received (Registers 11-39 through 11-41).

User-assigned software priority assigned using the IPRx registers does not affect address calculation and is only used to resolve concurrent interrupts.

If for any reason the address of the ISR could not be fetched from the vector table, it will cause the system to reset and clear the memory execution violation flag (MEMV bit) in PCON1 register (Register 8-3). This occurs due to any one of the following:

- The entry for the interrupt in the vector table lies outside the executable PFM area (SAF area is non-executable when SAFEN = 1).
- ISR pointed by the vector table lies outside the executable PFM area (SAF area is non-executable when SAFEN = 1).

#### **Register Definitions: Windowed Watchdog Timer Control** 13.7

U-0	U-0	R/W <sup>(3)</sup> -q/q <sup>(2)</sup>	R/W <sup>(3)</sup> -q/q <sup>(2)</sup>	R/W <sup>(3)</sup> -q/q <sup>(2)</sup>	R/W <sup>(3)</sup> -q/q <sup>(2)</sup>	R/W <sup>(3)</sup> -q/q <sup>(2)</sup>	R/W-0/0
—	-			PS<4:0>			SEN
oit 7						I	bit (
Legend:							
R = Readable	e bit	W = Writable bit	t	U = Unimpleme	ented bit, read as	'0'	
u = Bit is uncl	hanged	x = Bit is unknow	wn	-n/n = Value at	POR and BOR/V	alue at all other Re	esets
'1' = Bit is set		'0' = Bit is cleare	ed	q = Value depe	nds on condition		
bit 7-6	•	nented: Read as '0'					
bit 5-1		Watchdog Timer Pres	cale Select bits	)			
		= Prescale Rate	,	1 (1.00)			
	11111 =	Reserved. Results in	n minimum interv	ai (1:32)			
	•						
	•						
	10011 =	Reserved. Results in	n minimum interv	al (1:32)			
	10010 =	1:8388608 (2 <sup>23</sup> ) (Int	erval 256s nomir	nal)			
	10001 =	1:4194304 (2 <sup>22</sup> ) (Int	erval 128s nomir	nal)			
	10000 =	1:2097152 (2 <sup>21</sup> ) (International Content of the second sec	erval 64s nomina	al)			
	01111 =	1:1048576 (2 <sup>20</sup> ) (Inte	erval 32s nomina	al)			
	01110 =	1:524288 (2 <sup>19</sup> ) (Inte	rval 16s nominal	)			
	01101 =	1:262144 (2 <sup>18</sup> ) (Inter	rval 8s nominal)				
		1:131072 (2 <sup>17</sup> ) (Inter		( )			
		1:65536 (Interval 2s 1:32768 (Interval 1s	, (	value)			
		1:16384 (Interval 51	,				
		1:8192 (Interval 256	,				
		1:4096 (Interval 128	,				
	00110 =	1:2048 (Interval 64 r	ns nominal)				
		1:1024 (Interval 32 r	,				
		1:512 (Interval 16 m	,				
		1:256 (Interval 8 ms	,				
		1:128 (Interval 4 ms 1:64 (Interval 2 ms r	,				
		1:32 (Interval 1 ms r	,				
bit 0		ware Enable/Disable f	,	ner bit			
	If WDTE<						
	This bit is	ignored.					
	If WDTE<						
		is turned on					
		is turned off					
	If WDTE< This bit is						
Note 1: T	ïmes are app	roximate. WDT time is	s based on 31 kH	Iz LFINTOSC.			
<b>2</b> : V	Vhen WDTCF	PS <4:0> in CONFIG3	L = 11111, the F		<4:0> is 01011.	Otherwise, the Re	eset value of
		ual to WDTCPS<4:0> PS <4:0> in CONFIG3		bite are read an	dy.		
3: V		-3 -4.02 III CONFIG3		e bits are read-on	ну. 		

## ...

4: When the WWDT is configured to run using the SOSC as a clock source and the device is allowed to undergo a Reset, as triggered by a WDT time-out, the SOSC would also undergo a Reset. That means the SOSC will execute its start-up sequence which requires 1024 SOSC clock counts before it is made available for peripherals to use. So for example, if the WDT is set for a 1 ms time-out and the device is allowed to undergo a WDT Reset, then the actual WDT Reset period will be: WDT\_PERIOD = (1/(SOSC\_FREQUENCY) \* 1024) + 1 ms.

EXAMPLE 15-	4: WRI	TING TO PROGRAM	FLAS	
	MOVLW	D'64′		number of bytes in erase block
	MOVWF	COUNTER	,	number of bytes in clase block
	MOVLW	BUFFER ADDR HIGH	:	point to buffer
	MOVWF	FSROH	,	
	MOVLW	BUFFER ADDR LOW		
	MOVWF	FSROL		
	MOVLW	CODE ADDR UPPER	;	Load TBLPTR with the base
	MOVWF	TBLPTRU		address of the memory block
	MOVLW	CODE ADDR HIGH		-
	MOVWF	TBLPTRH		
	MOVLW	CODE ADDR LOW		
	MOVWF	TBLPTRL		
READ_BLOCK				
	TBLRD*+		;	read into TABLAT, and inc
	MOVF	TABLAT, W	;	get data
	MOVWF	POSTINCO	;	store data
	DECFSZ	COUNTER	;	done?
	BRA	READ_BLOCK	;	repeat
MODIFY_WORD				
	MOVLW	BUFFER_ADDR_HIGH	;	point to buffer
	MOVWF	FSROH		
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF	FSROL		
	MOVLW	NEW_DATA_LOW	;	update buffer word
	MOVWF	POSTINC0		
	MOVLW	NEW_DATA_HIGH		
	MOVWF	INDF0		
ERASE_BLOCK				
	MOVLW			load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the memory block
	MOVLW	CODE_ADDR_HIGH TBLPTRH		
	MOVWF MOVLW	CODE ADDR LOW		
	MOVWF	TBLPTRL		
	BCF	NVMCON1, REG0		point to Program Flash Memory
	BSF	NVMCON1, REG1		point to Program Flash Memory
	BSF	NVMCON1, WREN	,	enable write to memory
	BSF	NVMCON1, FREE	;	enable Erase operation
	BCF	INTCONO, GIE		disable interrupts
	MOVLW	55h		
Required	MOVWF	NVMCON2	;	write 55h
Sequence	MOVLW	AAh		
_	MOVWF	NVMCON2	;	write OAAh
	BSF	NVMCON1, WR	;	start erase (CPU stall)
	BSF	INTCON0, GIE		re-enable interrupts
	TBLRD*-		;	dummy read decrement
	MOVLW	BUFFER ADDR HIGH	;	point to buffer
	MOVWF	FSROH		
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF	FSROL		
WRITE_BUFFEF	R_BACK			
	MOVLW	BlockSize	;	number of bytes in holding register
	MOVWF	COUNTER		
	MOVLW	D'64'/BlockSize	;	number of write blocks in 64 bytes
	MOVWF	COUNTER2		


#### EXAMPLE 15-4: WRITING TO PROGRAM FLASH MEMORY

#### 15.3.3 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the NVMADRL and NVMADRH register pair, clear REG<1:0> control bit in NVMCON1 register to access Data EEPROM locations and then set control bit, RD. The data is available on the very next instruction cycle; therefore, the NVMDAT register can be read by the next instruction. NVMDAT will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in Example 15-5.

#### FIGURE 15-11: DATA EEPROM READ FLOWCHART



# 15.3.4 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the address must first be written to the NVMADRL and NVMADRH register pair and the data written to the NVMDAT register. The sequence in Example 15-6 must be followed to initiate the write cycle.

The write will not begin if NVM Unlock sequence, described in Section 15.1.4 "NVM Unlock Sequence", is not exactly followed for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in NVMCON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, NVMCON1, NVMADRL, NVMADRH and NVMDAT cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. Both WR and WREN cannot be set with the same instruction.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. A single Data EEPROM word is written and the operation includes an implicit erase cycle for that word (it is not necessary to set FREE). CPU execution continues in parallel and at the completion of the write cycle, the WR bit is cleared in hardware and the NVM Interrupt Flag bit (NVMIF) is set. The user can either enable this interrupt or poll this bit. NVMIF must be cleared by software.


U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
—	SLEW	PU<1:0>		—	—	TH<	:1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'	
u = Bit is unch	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set	-	'0' = Bit is clea	ared	HS = Hardwa	ire set		
bit 7	Unimplemen	ted: Read as '	)'				
bit 6 bit 5-4	1 = I <sup>2</sup> C spec is ignore 0 = Standar <b>PU&lt;1:0&gt;:</b> I <sup>2</sup> C 11 = Reserv 10 = 10x cu 01 = 2x curr	ed. d GPIO Slew R c Pull-up Select	miting is enab ate; enabled/c ion bits d weak pull-up l weak pull-up	iled. Standard   disabled via SL p		g is disabled. <sup>-</sup>	The SLRxy bit
bit 3-2	Unimplemen	ted: Read as '	)'				
bit 1-0	11 = SMBus 10 = SMBus 01 = $I^{2}C spe$	Input Thresho s 3.0 (1.35 V) ir s 2.0 (2.1 V) inp ecific input thre ard GPIO Input	put threshold out threshold sholds		registers		

## REGISTER 18-9: RxyI2C: I<sup>2</sup>C PAD Rxy CONTROL REGISTER

I<sup>2</sup>C PAD CONTROL REGISTERS

#### Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 RB1I2C \_ SLEW PU<1:0> \_ TH<1:0> \_\_\_ RB2I2C SLEW PU<1:0> TH<1:0> \_ \_\_\_\_ \_ RC3I2C SLEW PU<1:0> TH<1:0> \_ \_ \_ RC4I2C PU<1:0> SLEW TH<1:0> \_\_\_ \_ \_\_\_\_

TABLE 18-9:



## FIGURE 27-5: GATED TIMER MODE SINGLE ACQUISITION TIMING DIAGRAM

PIC18(L)F24/25K42

R/W/HC-0/0	R/W/HC-0/0	R/W/HC-0/0	U-0	U-0	R-0/0	R-0/0	R-0/0
CPRUP	CPWUP	RST	_	_	TS	WS	AS
bit 7							bit 0
Legend:							
HC = Bit is cleared by hardware				HS = Bit is se	et by hardware		
R = Readable	bit	W = Writable	oit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	own	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value de	pends on condit	ion	
bit 7 bit 6 bit 5	1 = Request u 0 = SMT1PR3 CPWUP: SMT 1 = Request u 0 = SMT1CPV RST: SMT Ma 1 = Request F 0 = SMT1TM	Manual Perior update to SMT x registers upda T Manual Pulse update to SMT W registers upo anual Timer Re Reset to SMT1 R registers upo	IPRx registers ate is complete Width Buffer ICPW register late is complet set bit TMR registers ate is complet	e Update bit s te			
bit 4-3	Unimplemen	ted: Read as '	)'				
bit 2		e Status bit r is incrementir r is not increme	•				
bit 1 WS: SMT1WIN Value Status bit 1 = SMT window is open 0 = SMT window is closed							
bit 0	1 = SMT acqu	nal Value Statu uisition is in pro uisition is not in	gress				

## REGISTER 27-3: SMT1STAT: SMT STATUS REGISTER

### REGISTER 27-13: SMT1CPWL: SMT CAPTURED PULSE WIDTH REGISTER – LOW BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x
			SMT10	CPW<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkno	own	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	red				

bit 7-0 SMT1CPW<7:0>: Significant bits of the SMT PW Latch - Low Byte

#### REGISTER 27-14: SMT1CPWH: SMT CAPTURED PULSE WIDTH REGISTER – HIGH BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x
			SMT1C	PW<15:8>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable b	oit	U = Unimpler	mented bit, read	1 as '0'	
u = Bit is uncha	nged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 SMT1CPW<15:8>: Significant bits of the SMT PW Latch - High Byte


### REGISTER 27-15: SMT1CPWU: SMT CAPTURED PULSE WIDTH REGISTER – UPPER BYTE

	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x
				SMT1CPV	V<23:16>			
bit	7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMT1CPW<23:16>: Significant bits of the SMT PW Latch - Upper Byte

© 2016-2017 Microchip Technology Inc.




PIC18(L)F24/25K42

## FIGURE 28-14: CWG SHUTDOWN BLOCK DIAGRAM

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E
bit 7							b
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, reac	l as '0'	
u = Bit is unch	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Reset
(1' = Bit is set (0' = Bit is cleared				q = Value dep	pends on condit	ion	
bit 7	-	nted Read as '0					
bit 6		Auto-shutdown					
		utdown for Sou	Irce 6 is enabl	ed CWG1	CWG2	C1	NG3
		nutdown Source		CLC2 OUT	CLC3 OUT		4 OUT
	71010 01			5202 001	0200.00	020	1001
	0 = Auto-shi	utdown for Sou	ırce 6 is disabl	ed			
bit 5					ble bit		
bit 5	AS5E: CWG	utdown for Sou Auto-shutdowr utdown for CM	n Source 5 (CN	VIP2 OUT) Ena	ble bit		
bit 5	<b>AS5E:</b> CWG 1 = Auto-sh	Auto-shutdown	n Source 5 (CM P2 OUT is ena	MP2 OUT) Ena abled	ble bit		
bit 5 bit 4	<b>AS5E:</b> CWG 1 = Auto-sh 0 = Auto-sh <b>AS4E:</b> CWG	Auto-shutdown utdown for CM utdown for CM Auto-shutdown	n Source 5 (CM P2 OUT is ena P2 OUT is dis n Source 4 (CM	MP2 OUT) Ena abled abled MP1 OUT) Ena			
	AS5E: CWG 1 = Auto-sh 0 = Auto-sh AS4E: CWG 1 = Auto-sh	Auto-shutdown utdown for CM utdown for CM Auto-shutdown utdown for CM	n Source 5 (CM P2 OUT is ena P2 OUT is dis n Source 4 (CM P1 OUT is ena	MP2 OUT) Ena abled abled MP1 OUT) Ena abled			
bit 4	AS5E: CWG 1 = Auto-sh 0 = Auto-sh AS4E: CWG 1 = Auto-sh 0 = Auto-sh	Auto-shutdowr utdown for CM utdown for CM Auto-shutdowr utdown for CM utdown for CM	n Source 5 (CM P2 OUT is ena P2 OUT is dis n Source 4 (CM P1 OUT is ena P1 OUT is dis	MP2 OUT) Ena abled abled MP1 OUT) Ena abled abled	ble bit		
	AS5E: CWG 1 = Auto-sh 0 = Auto-sh AS4E: CWG 1 = Auto-sh 0 = Auto-sh AS3E: CWG	Auto-shutdowr utdown for CM utdown for CM Auto-shutdowr utdown for CM utdown for CM Auto-shutdowr	n Source 5 (CM P2 OUT is ena P2 OUT is dis n Source 4 (CM P1 OUT is ena P1 OUT is dis n Source 3 (TM	MP2 OUT) Ena abled abled MP1 OUT) Ena abled abled MR6_Postscale	ble bit		
bit 4	AS5E: CWG 1 = Auto-sh 0 = Auto-sh AS4E: CWG 1 = Auto-sh 0 = Auto-sh AS3E: CWG 1 = Auto-sh	Auto-shutdowr utdown for CM utdown for CM Auto-shutdowr utdown for CM utdown for CM	n Source 5 (CM P2 OUT is ena P2 OUT is dis n Source 4 (CM P1 OUT is ena P1 OUT is dis n Source 3 (TM R6_Postscaled	MP2 OUT) Ena abled MP1 OUT) Ena abled abled MR6_Postscale d is enabled	ble bit		
bit 4	AS5E: CWG 1 = Auto-sh 0 = Auto-sh AS4E: CWG 1 = Auto-sh 0 = Auto-sh AS3E: CWG 1 = Auto-sh 0 = Auto-sh 0 = Auto-sh	Auto-shutdowr utdown for CM utdown for CM Auto-shutdowr utdown for CM utdown for CM Auto-shutdowr utdown for TMI	A Source 5 (CM P2 OUT is ena P2 OUT is dis A Source 4 (CM P1 OUT is ena P1 OUT is dis A Source 3 (TM R6_Postscaled R6_Postscaled	MP2 OUT) Ena abled abled MP1 OUT) Ena abled abled MR6_Postscale d is enabled d is disabled	ble bit d) Enable bit		
bit 4 bit 3	AS5E: CWG 1 = Auto-sh 0 = Auto-sh AS4E: CWG 1 = Auto-sh 0 = Auto-sh AS3E: CWG 1 = Auto-sh 0 = Auto-sh AS2E: CWG 1 = Auto-sh	Auto-shutdowr utdown for CM utdown for CM utdown for CM utdown for CM Auto-shutdowr utdown for TMI utdown for TMI Auto-shutdowr utdown for TMI	n Source 5 (CM P2 OUT is ena P2 OUT is dis n Source 4 (CM P1 OUT is ena P1 OUT is dis n Source 3 (TM R6_Postscaled n Source 2 (TM R4_Postscaled	MP2 OUT) Ena abled abled MP1 OUT) Ena abled abled MR6_Postscale d is enabled d is disabled MR4_Postscale d is enabled	ble bit d) Enable bit		
bit 4 bit 3	AS5E: CWG 1 = Auto-sh 0 = Auto-sh AS4E: CWG 1 = Auto-sh 0 = Auto-sh AS3E: CWG 1 = Auto-sh 0 = Auto-sh 0 = Auto-sh 0 = Auto-sh 0 = Auto-sh	Auto-shutdowr utdown for CM utdown for CM Auto-shutdowr utdown for CM Auto-shutdowr utdown for TMI utdown for TMI Auto-shutdowr utdown for TMI utdown for TMI utdown for TMI	n Source 5 (CM P2 OUT is ena P2 OUT is dis n Source 4 (CM P1 OUT is ena P1 OUT is dis n Source 3 (TM R6_Postscaled n Source 2 (TM R4_Postscaled R4_Postscaled	MP2 OUT) Ena abled abled MP1 OUT) Ena abled abled MR6_Postscale d is enabled d is disabled MR4_Postscale d is enabled d is disabled	ble bit d) Enable bit d) Enable bit		
bit 4 bit 3	AS5E: CWG 1 = Auto-sh 0 = Auto-sh AS4E: CWG 1 = Auto-sh 0 = Auto-sh	Auto-shutdowr utdown for CM utdown for CM Auto-shutdowr utdown for CM Auto-shutdowr utdown for TMI utdown for TMI Auto-shutdowr utdown for TMI utdown for TMI utdown for TMI	n Source 5 (CM P2 OUT is ena P2 OUT is dis n Source 4 (CM P1 OUT is ena P1 OUT is dis n Source 3 (TM R6_Postscalea n Source 2 (TM R4_Postscalea R4_Postscalea n Source 1 (TM	MP2 OUT) Ena abled abled MP1 OUT) Ena abled abled MR6_Postscale d is enabled d is disabled MR4_Postscale d is enabled d is disabled MR2_Postscale	ble bit d) Enable bit d) Enable bit		
bit 4 bit 3 bit 2	AS5E: CWG 1 = Auto-sh 0 = Auto-sh AS4E: CWG 1 = Auto-sh 0 = Auto-sh 1 = Auto-sh 0 = Auto-sh 1 = Auto-sh 1 = Auto-sh	Auto-shutdowr utdown for CM Auto-shutdowr utdown for CM utdown for CM Auto-shutdowr utdown for TMI utdown for TMI Auto-shutdowr utdown for TMI utdown for TMI Auto-shutdowr utdown for TMI Auto-shutdowr utdown for TMI	A Source 5 (CM P2 OUT is ena P2 OUT is dis a Source 4 (CM P1 OUT is ena P1 OUT is dis a Source 3 (TM R6_Postscaled a Source 2 (TM R4_Postscaled A Postscaled a Source 1 (TM R2_Postscaled	MP2 OUT) Ena abled abled MP1 OUT) Ena abled abled MR6_Postscale d is enabled d is disabled MR4_Postscale d is enabled d is disabled MR2_Postscale d is enabled	ble bit d) Enable bit d) Enable bit		
bit 4 bit 3 bit 2 bit 1	AS5E: CWG 1 = Auto-sh 0 = Auto-sh AS4E: CWG 1 = Auto-sh 0 = Auto-sh AS3E: CWG 1 = Auto-sh 0 = Auto-sh	Auto-shutdowr utdown for CM utdown for CM Auto-shutdowr utdown for CM Auto-shutdowr utdown for TMI Auto-shutdowr utdown for TMI utdown for TMI Auto-shutdowr utdown for TMI Auto-shutdowr utdown for TMI utdown for TMI utdown for TMI utdown for TMI	A Source 5 (CM P2 OUT is ena P2 OUT is dis a Source 4 (CM P1 OUT is ena P1 OUT is ena P1 OUT is dis a Source 3 (TM R6_Postscaled A Source 2 (TM R4_Postscaled A Postscaled A Source 1 (TM R2_Postscaled R2_Postscaled R2_Postscaled	MP2 OUT) Ena abled abled MP1 OUT) Ena abled abled MR6_Postscale d is enabled d is disabled MR4_Postscale d is enabled d is disabled MR2_Postscale d is enabled d is enabled d is disabled	ble bit d) Enable bit d) Enable bit d) Enable bit	blo bit	
bit 4 bit 3 bit 2	AS5E: CWG 1 = Auto-sh 0 = Auto-sh AS4E: CWG 1 = Auto-sh 0 = Auto-sh AS3E: CWG 1 = Auto-sh 0 = Auto-sh	Auto-shutdowr utdown for CM utdown for CM Auto-shutdowr utdown for CM Auto-shutdowr utdown for TMI Auto-shutdowr utdown for TMI utdown for TMI Auto-shutdowr utdown for TMI Auto-shutdowr utdown for TMI utdown for TMI utdown for TMI utdown for TMI	n Source 5 (CM P2 OUT is ena P2 OUT is dis n Source 4 (CM P1 OUT is ena P1 OUT is ena P1 OUT is dis n Source 3 (TM R6_Postscaled n Source 2 (TM R4_Postscaled n Source 1 (TM R2_Postscaled n Source 1 (TM R2_Postscaled n Source 0 (Pin	MP2 OUT) Ena abled abled MP1 OUT) Ena abled MR6_Postscale d is enabled d is disabled MR4_Postscale d is enabled d is disabled MR2_Postscale d is enabled d is disabled n selected by C	ble bit d) Enable bit d) Enable bit	ble bit	

### REGISTER 28-7: CWGxAS1: CWG AUTO-SHUTDOWN CONTROL REGISTER 1





## 29.1 CLCx Setup

Programming the CLCx module is performed by configuring the four stages in the logic signal flow. The four stages are:

- · Data selection
- Data gating
- Logic function selection
- Output polarity

Each stage is setup at run time by writing to the corresponding CLCx Special Function Registers. This has the added advantage of permitting logic reconfiguration on-the-fly during program execution.

## 29.1.1 DATA SELECTION

There are 32 signals available as inputs to the configurable logic. Four 32-input multiplexers are used to select the inputs to pass on to the next stage.

Data selection is through four multiplexers as indicated on the left side of Figure 29-2. Data inputs in the figure are identified by a generic numbered input name.

Table 29-1 correlates the generic input name to the actual signal for each CLC module. The column labeled 'DyS<4:0> Value' indicates the MUX selection code for the selected data input. DyS is an abbreviation for the MUX select input codes: D1S<4:0> through D4S<4:0>.

Data inputs are selected with CLCxSEL0 through CLCxSEL3 registers (Register 29-14 through Register 29-17).

**Note:** Data selections are undefined at power-up.

### 29.1.2 DATA GATING

Outputs from the input multiplexers are directed to the desired logic function input through the data gating stage. Each data gate can direct any combination of the four selected inputs.

#### Note: Data gating is undefined at power-up.

The gate stage is more than just signal direction. The gate can be configured to direct each input signal as inverted or non-inverted data. Directed signals are ANDed together in each gate. The output of each gate can be inverted before going on to the logic function stage.

The gating is in essence a 1-to-4 input AND/NAND/OR/NOR gate. When every input is inverted and the output is inverted, the gate is an OR of all enabled data inputs. When the inputs and output are not inverted, the gate is an AND or all enabled inputs.

Table 29-2 summarizes the basic logic that can be obtained in gate 1 by using the gate logic select bits. The table shows the logic of four input variables, but each gate can be configured to use less than four. If no inputs are selected, the output will be zero or one, depending on the gate output polarity bit.

#### TABLE 29-2: DATA GATING LOGIC

CLCxGLSy	GyPOL	Gate Logic
0x55	1	AND
0x55	0	NAND
0xAA	1	NOR
0xAA	0	OR
0x00	0	Logic 0
0x00	1	Logic 1

It is possible (but not recommended) to select both the true and negated values of an input. When this is done, the gate output is zero, regardless of the other inputs, but may emit logic glitches (transient-induced pulses). If the output of the channel must be zero or one, the recommended method is to set all gate bits to zero and use the gate polarity bit to set the desired level.

Data gating is configured with the logic gate select registers as follows:

- Gate 1: CLCxGLS0 (Register 29-18)
- Gate 2: CLCxGLS1 (Register 29-19)
- Gate 3: CLCxGLS2 (Register 29-20)
- Gate 4: CLCxGLS3 (Register 29-21)

Register number suffixes are different than the gate numbers because other variations of this module have multiple gate selections in the same register. Data gating is indicated in the right side of Figure 29-2. Only one gate is shown in detail. The remaining three gates are configured identically with the exception that the data enables correspond to the enables for that gate.

#### 29.1.3 LOGIC FUNCTION


There are eight available logic functions including:

- AND-OR
- OR-XOR
- AND
- S-R Latch
- D Flip-Flop with Set and Reset
- D Flip-Flop with Reset
- J-K Flip-Flop with Reset
- · Transparent Latch with Set and Reset


Logic functions are shown in Figure 29-2. Each logic function has four inputs and one output. The four inputs are the four data gate outputs of the previous stage. The output is fed to the inversion stage and from there to other peripherals, an output pin, and back to the CLCx itself.

#### 29.1.4 OUTPUT POLARITY

The last stage in the Configurable Logic Cell is the output polarity. Setting the POL bit of the CLCxPOL register inverts the output signal from the logic stage. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.



## FIGURE 33-9: DALI FORWARD/BACK FRAME TIMING



## 33.7 General Purpose Manchester (UART1 only)

General purpose Manchester is a subset of the DALI mode. When the UxP1L register is cleared, there is no minimum wait time between frames. This allows full and half-duplex operation because writes to the UxTXB are not held waiting for a receive operation to complete.

General purpose Manchester operation maintains all other aspects of DALI mode such as:

- Single-pulse Start bit
- Most Significant bit first
- No stop periods between back-to-back bytes

General purpose Manchester mode is configured with the following settings:

- MODE<3:0> = 1000
- TXEN = 1
- RXEN = 1
- UxP1 = 0h
- UxBRGH:L = desired baud rate
- TXPOL and RXPOL = desired Idle state
- STP = desired number of stop periods
- RxyPPS = TX pin selection code
- TX pin TRIS control = 0
- RXPPS = RX pin selection code
- RX pin TRIS control = 1
- Input pin ANSEL bit = 0
- ON = 1

The Manchester bit stream timing is shown in Figure 33-7.

## 33.8 Polarity

Receive and transmit polarity is user selectable and affects all modes of operation.

The idle level is programmable with the polarity control bits in the UxCON2 register. The control bits default to '0', which select a high idle level. The low level Idle state is selected by setting the control bit to '1'. TXPOL controls the TX idle level. RXPOL controls the RX idle level.

```
© 2016-2017 Microchip Technology Inc.
```

## 34.3 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SPIxCON0<2:0>, SPIxCON1<7:4>, SPIxCON1<2:0>, and SPIxCON2<2:0>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- · Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- · Input, Output, and Slave Select Polarity
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on first/second edge of SCK)
- · Clock Rate (Master mode only)
- Slave Select Mode (Master or Slave mode)
- MSB-First or LSB-First
- Receive/Transmit Modes
  - Full duplex
  - Receive-without-transmit
  - Transmit-without-receive
- Transfer Counter Mode (Transmit-without-receive mode)

## 34.3.1 ENABLING AND DISABLING THE SPI MODULE

To enable the serial peripheral, the SPI enable bit (EN in SPIxCON0) must be set. To reset or reconfigure SPI mode, clear the EN bit, re-initialize the SSPxCONx registers and then set the EN bit. Setting the EN bit enables the SPI inputs and outputs: SDI, SDO, SCK(out), SCK(in), SS(out), and SS(in). All of these inputs and outputs are steered by PPS, and thus must have their functions properly mapped to device pins to function (see Section 19.0 "Peripheral Pin Select (PPS) Module"). In addition, SS(out) and SCK(out) must have the pins they are steered to set as outputs (TRIS bits must be 0) in order to properly output. Clearing the TRIS bit of the SDO pin will cause the SPI module to always control that pin, but is not necessary for SDO functionality. (see Section 34.3.5 "Input and Output Polarity Bits"). Configurations selected by the following registers should not be changed while the EN bit is set:

- SPIxBAUD
- SPIxCON1
- · SPIxCON0 (except to clear the EN bit)

Clearing the EN bit aborts any transmissions in progress, disables the setting of interrupt flags by hardware, and resets the FIFO occupancy (see Section 34.3.3 "Transmit and Receive FIFOs" for more FIFO details).

## 34.3.2 BUSY BIT

While a data transfer is in progress, the SPI module sets the BUSY bit of SPIxCON2. This bit can be polled by the user to determine the current status of the SPI module, and to know when a communication is complete. The following registers/bits should not be written by software while the BUSY bit is set:

- SPIxTCNTH/L
- SPIxTWIDTH
- SPIxCON2
- The CLRBF bit of SPIxSTATUS
- Note: It is also not recommended to read SPIx-TCNTH/L while the BUSY bit is set, as the value in the registers may not be a reliable indicator of the Transfer Counter. Use the Transfer Count Zero Interrupt Flag (the TCZIF bit of SPIxINTF) to accurately determine that the Transfer Counter has reached zero.


#### 34.5.2 TRANSMIT ONLY MODE

When TXR is set and RXR is clear, the SPI master is in Transmit Only mode. In this mode, data transfer triggering is affected by the BMODE bit of SPIxCON0.

When BMODE = 1, data transfers will occur whenever TXFIFO is not empty. Data will be transmitted as soon as the TXFIFO register is written to, matching functionality of SPI (MSSP) modules on previous 8-bit Microchip devices. The SPIxTCNT will decrement with each transfer. However, when SPIxTCNT is zero the next transfer is not inhibited and the corresponding SPIxTCNT decrement will cause the count to roll over to the maximum value. Any data received in this mode is not stored in RXFIFO. Figure 34-4 shows an example of sending a command and then sending a byte of data, using this mode.

When BMODE = 0, the transfer counter (SPIxTCNTH/ L) must also be written to before transfers will occur, and transfers will cease when the transfer counter reaches '0'.

For example, if SPIxTXB is written twice and then SPIxTCTL is written with '3', the transfer will start with the SPIxTCTL write. The two bytes in the TXFIFO will be sent after which the transfer will suspend until the third and last byte is written to SPIxTXB.



#### FIGURE 34-4: SPI MASTER OPERATION, COMMAND+WRITE DATA, TXR/RXR=1/0

### 34.6 Slave Mode

#### 34.6.1 SLAVE MODE TRANSMIT OPTIONS

The SDO output of the SPI module in Slave mode is controlled by the TXR bit of SPIxCON2, the TRIS bit associated with the SDO pin, the Slave Select input, and the current state of the TXFIFO. This control is summarized in Table 34-2. In this table, TRISxn refers to the bit in the TRIS register corresponding to the pin that SDO has been assigned with PPS, TXR is the Transmit Data Required Control bit of SPIxCON2, SS is the state of the Slave Select input, and TXBE is the TXFIFO Buffer Empty bit of SPIxSTATUS.

#### 34.6.1.1 SDO Drive/Tri-state

The TRIS bit associated with the SDO pin controls whether the SDO pin will tri-state. When this TRIS bit is cleared, the pin will always be driving to a level, even when the SPI module is inactive. When the SPI module is inactive (either due to the master not clocking the SCK line or the SS being false), the SDO pin will be driven to the value of the LAT bit associated with the SDO pin. When the SPI module is active, its output is determined by both TXR and whether there is data in the TXFIFO.

When the TRIS bit associated with the SDO pin is set, the pin will only have an output level driven to it when TXR = 1 and the slave select input is true. In all other cases, the pin will be tri-stated.

#### 34.6.1.2 SDO Output Data

The TXR bit controls the nature of the data that is transmitted in Slave mode. When TXR is set, transmitted data is taken from the TXFIFO. If the FIFO is empty, the most recently received data will be transmitted and the TXUIF flag will be set to indicate that a transmit FIFO underflow has occurred.


When TXR is cleared, the data will be taken from the TXFIFO, and the TXFIFO occupancy will not decrease. If the TXFIFO is empty, the most recently received data will be transmitted, and the TXUIF bit will not be set. However, if the TRIS bit associated with the SDO pin is set, clearing the TXR bit will cause the SPI module to not output any data to the SDO pin.

TRISxn <sup>(1)</sup>	TXR	SS	TXBE	SDO State
0	0	FALSE	0	Drives state determined by LATxn(2)
0	0	FALSE	1	Drives state determined by LATxn(2)
0	0	TRUE	0	Outputs the oldest byte in the TXFIFO Does not remove data from the TXFIFO
0	0	TRUE	1	Outputs the most recently received byte
0	1	FALSE	0	Drives state determined by LATxn(2)
0	1	FALSE	1	Drives state determined by LATxn(2)
0	1	TRUE	0	Outputs the oldest byte in the TXFIFO Removes transmitted byte from the TXFIFO Decrements occupancy of TXFIFO
0	1	TRUE	1	Outputs the most recently received byte Sets the TXUIF bit of SPIxINTF
1	0	FALSE	0	Tri-stated
1	0	FALSE	1	Tri-stated
1	0	TRUE	0	Tri-stated
1	0	TRUE	1	Tri-stated
1	1	FALSE	0	Tri-stated
1	1	FALSE	1	Tri-stated
1	1	TRUE	0	Outputs the oldest byte in the TXFIFO Removes transmitted byte from the TXFIFO Decrements occupancy of TXFIFO
1	1	TRUE	1	Outputs the most recently received byte Sets the TXUIF bit of SPIxINTF

 TABLE 34-2:
 SLAVE MODE TRANSMIT

Note 1: TRISxn is the bit in the TRISx register corresponding to the pin that SDO has been assigned with PPS.

2: LATxn is the bit in the LATx register corresponding to the pin that SDO has been assigned with PPS.



#### **REGISTER 38-15: ADCNT: ADC REPEAT COUNTER REGISTER**

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			CNT	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **CNT<7:0>**: ADC Repeat Count bits Determines the number of times that the ADC is triggered before the threshold is checked when the computation is Low-pass Filter, Burst Average, or Average modes. See Table 38-2 for more details.

#### REGISTER 38-16: ADFLTRH: ADC FILTER HIGH BYTE REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
FLTR<15:8>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **FLTR<15:8>**: ADC Filter Output Most Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Low-pass Filter.

#### REGISTER 38-17: ADFLTRL: ADC FILTER LOW BYTE REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
FLTR<7:0>							
bit 7 bit							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **FLTR<7:0>**: ADC Filter Output Least Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Low-pass Filter.

© 2016-2017 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0		
_	_	_	—	_	_	INTP	INTN		
bit 7		•			•		bit 0		
Legend:									
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknow						nown			
bit 7-2	Unimplement	ed: Read as '0'	1						
bit 1	INTP: Comparator Interrupt on Positive-Going Edge Enable bit								
	1 = The CxIF interrupt flag will be set upon a positive-going edge of the CxOUT bit								
	0 = No interrupt flag will be set on a positive-going edge of the CxOUT bit								
bit 0	INTN: Comparator Interrupt on Negative-Going Edge Enable bit								
					going edge of th				
	0 = No interrupt flag will be set on a negative-going edge of the CxOUT bit								

#### REGISTER 40-2: CMxCON1: COMPARATOR x CONTROL REGISTER 1

#### REGISTER 40-3: CMxNCH: COMPARATOR x INVERTING CHANNEL SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
	—	—	_	_		NCH<2:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-3 Unimplemented: Read as '0'

bit 2-0 NCH<2:0>: Comparator Inverting Input Channel Select bits

111 **= V**SS

110 = FVR\_Buffer2

101 = NCH not connected

- 100 = NCH not connected
- 011 = CxIN3-
- 010 = CxIN2-
- 001 = CxIN1-
- 000 = CxIN0-

## 45.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

## 45.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>