

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf24k42-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 4.5.5 STATUS REGISTER

The STATUS register, shown in Register 4-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('0uuu u1uu').

It is recommended that only BCF, BSF, SWAPF, MOVFF, MOVWF and MOVFL instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in **Section 43.2 "Extended Instruction Set**" and Table 43-2.

**Note:** The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction.

#### 4.5.6 CALL SHADOW REGISTER

When CALL, CALLW, RCALL instructions are used, the WREG, BSR and STATUS are automatically saved in hardware and can be accessed using the WREG\_C-SHAD, BSR\_CSHAD and STATUS\_CSHAD registers.

#### REGISTER 11-36: IVTBASEU: INTERRUPT VECTOR TABLE BASE ADDRESS UPPER REGISTER

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			BASE<20:16>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 BASE<20:16>: Interrupt Vector Table Base Address bits

#### REGISTER 11-37: IVTBASEH: INTERRUPT VECTOR TABLE BASE ADDRESS HIGH REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
BASE<15:8>								
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 BASE<15:8>: Interrupt Vector Table Base Address bits

#### REGISTER 11-38: IVTBASEL: INTERRUPT VECTOR TABLE BASE ADDRESS LOW REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-0/0	R/W-0/0
BASE<7:0>							
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 BASE<7:0>: Interrupt Vector Table Base Address bits

© 2016-2017 Microchip Technology Inc.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
LADR<7:0> <sup>(1, 2)</sup>								
bit 7							bit 0	
Legend:								
R = Readable b	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
u = Bit is uncha	anged	x = Bit is unkn	is unknown -n/n = Value at POR and BOR/Valu			R/Value at all c	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared					

#### REGISTER 16-14: SCANLADRL: SCAN LOW ADDRESS LOW BYTE REGISTER

# bit 7-0 LADR<7:0>: Scan Start/Current Address bits<sup>(1, 2)</sup> Least Significant bits of the current address to be fetched from, value increments on each fetch of memory

2: While SGO = 1 (SCANCON0 register), writing to this register is ignored.

#### REGISTER 16-15: SCANHADRU: SCAN HIGH ADDRESS UPPER BYTE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	HADR<21:16>					
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

|--|

bit 5-0 HADR<21:16>: Scan End Address bits<sup>(1, 2)</sup>

Upper bits of the address at the end of the designated scan

- **Note 1:** Registers SCANHADRU/H/L form a 22-bit value but are not guarded for atomic or asynchronous access; registers should only be read or written while SGO = 0 (SCANCON0 register).
  - 2: While SGO = 1 (SCANCON0 register), writing to this register is ignored.

**Note 1:** Registers SCANLADRU/H/L form a 22-bit value, but are not guarded for atomic or asynchronous access; registers should only be read or written while SGO = 0 (SCANCON0 register).

R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1
P8TSE	L<1:0>	P7TSE	L<1:0>	P6TSE	EL<1:0>	P5TSE	EL<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-6	P8TSEL<1:0> 11 = PWM8   10 = PWM8   01 = PWM8   00 = Reserve	PWM8 Time based on TMR based on TMR based on TMR ed	r Selection bit 6 4 2	S			
bit 5-4	P7TSEL<1:0> 11 = PWM7   10 = PWM7   01 = PWM7   00 = Reserve	PWM7 Time based on TMR based on TMR based on TMR ed	r Selection bit 6 4 2	S			
bit 3-2	P6TSEL<1:0> 11 = PWM6 b 10 = PWM6 b 01 = PWM6 b 00 = Reserve	>: PWM6 Time pased on TMR6 pased on TMR4 pased on TMR2 d	r Selection bit	S			
bit 1-0	<b>P5TSEL&lt;1:0</b> > 11 = PWM5 b 10 = PWM5 b 01 = PWM5 b 00 = Reserve	>: PWM5 Time pased on TMR6 pased on TMR4 pased on TMR2 d	r Selection bit	S			

## REGISTER 26-2: CCPTMRS1: CCP TIMERS CONTROL REGISTER 1

# 28.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces half-bridge, full-bridge, and steering of PWM waveforms. It is backwards compatible with previous CCP functions. The PIC18(L)F2x/4xK42 family has three instances of the CWG module.

Each of the CWG modules has the following features:

- Six operating modes:
  - Synchronous Steering mode
  - Asynchronous Steering mode
  - Full-Bridge mode, Forward
  - Full-Bridge mode, Reverse
  - Half-Bridge mode
  - Push-Pull mode
- Output polarity control
- Output steering
- Independent 6-bit rising and falling event deadband timers
  - Clocked dead band
  - Independent rising and falling dead-band enables
- Auto-shutdown control with:
  - Selectable shutdown sources
  - Auto-restart option
  - Auto-shutdown pin override control

# 28.1 Fundamental Operation

The CWG generates two output waveforms from the selected input source.

The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby, creating a time delay immediately where neither output is driven. This is referred to as dead time and is covered in **Section 28.6 "Dead-Band Control"**.

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in **Section 28.10 "Auto-Shutdown"**.

## 28.2 Operating Modes

The CWG module can operate in six different modes, as specified by the MODE<2:0> bits of the CWGxCON0 register:

- · Half-Bridge mode
- Push-Pull mode
- Asynchronous Steering mode
- Synchronous Steering mode
- Full-Bridge mode, Forward
- Full-Bridge mode, Reverse

All modes accept a single pulse data input, and provide up to four outputs as described in the following sections.

All modes include auto-shutdown control as described in Section 28.10 "Auto-Shutdown"

Note: Except as noted for Full-bridge mode (Section 28.2.3 "Full-Bridge Modes"), mode changes should only be performed while EN = 0 (Register 28-1).

#### 28.2.1 HALF-BRIDGE MODE

In Half-Bridge mode, two output signals are generated as true and inverted versions of the input as illustrated in Figure 28-2. A non-overlap (dead-band) time is inserted between the two outputs as described in **Section 28.6 "Dead-Band Control"**. The output steering feature cannot be used in this mode. A basic block diagram of this mode is shown in Figure 28-1.

The unused outputs CWGxC and CWGxD drive similar signals as CWGxA and CWGxB, with polarity independently controlled by the POLC and POLD bits of the CWGxCON1 register, respectively.



#### 28.2.2 PUSH-PULL MODE

In Push-Pull mode, two output signals are generated, alternating copies of the input as illustrated in Figure 28-4. This alternation creates the push-pull effect required for driving some transformer-based power supply designs. Steering modes are not used in Push-Pull mode. A basic block diagram for the Push-Pull mode is shown in Figure 28-3.

The push-pull sequencer is reset whenever EN = 0 or if an auto-shutdown event occurs. The sequencer is clocked by the first input pulse, and the first output appears on CWGxA.

The unused outputs CWGxC and CWGxD drive copies of CWGxA and CWGxB, respectively, but with polarity controlled by the POLC and POLD bits of the CWGxCON1 register, respectively.

# 28.3 Clock Source

The clock source is used to drive the dead-band timing circuits. The CWG module allows the following clock sources to be selected:

- Fosc (system clock)
- HFINTOSC

When the HFINTOSC is selected, the HFINTOSC will be kept running during Sleep. Therefore, CWG modes requiring dead band can operate in Sleep, provided that the CWG data input is also active during Sleep. The clock sources are selected using the CS bit of the CWGxCLKCON register (Register 28-3). The system clock Fosc, is disabled in Sleep and thus dead-band control cannot be used.

# 28.4 Selectable Input Sources

The CWG generates the output waveforms from the following input sources:

- Pin selected by CWGxPPS
- CCP1/2/3/4 output
- PWM5/6/7/8 output
- NCO1 output
- CMP1/2 output
- DSM output
- CLC1/2/3/4 output

The input sources are selected using the IS<4:0> bits in the CWGxISM register (Register 28-4).

# 28.5 Output Control

## 28.5.1 CWG OUTPUTS

Each CWG output can be routed to a Peripheral Pin Select (PPS) output via the RxyPPS register (see Section 19.0 "Peripheral Pin Select (PPS) Module").

#### 28.5.2 POLARITY CONTROL

The polarity of each CWG output can be selected independently. When the output polarity bit is set, the corresponding output is active-high. Clearing the output polarity bit configures the corresponding output as active-low. However, polarity does not affect the override levels. Output polarity is selected with the POLy bits of the CWGxCON1. Auto-shutdown and steering options are unaffected by polarity.

# 28.6 Dead-Band Control

The dead-band control provides non-overlapping PWM signals to prevent shoot-through current in PWM switches. Dead-band operation is employed for Half-Bridge and Full-Bridge modes. The CWG contains two 6-bit dead-band counters. One is used for the rising edge of the input source control in Half-Bridge mode or for reverse dead-band Full-Bridge mode. The other is used for the falling edge of the input source control in Half-Bridge mode or for forward dead band in Full-Bridge mode.

Dead band is timed by counting CWG clock periods from zero up to the value in the rising or falling deadband counter registers. See CWGxDBR and CWGxDBF registers, respectively.

#### 28.6.1 DEAD-BAND FUNCTIONALITY IN HALF-BRIDGE MODE

In Half-Bridge mode, the dead-band counters dictate the delay between the falling edge of the normal output and the rising edge of the inverted output. This can be seen in Figure 28-2.

#### 28.6.2 DEAD-BAND FUNCTIONALITY IN FULL-BRIDGE MODE

In Full-Bridge mode, the dead-band counters are used when undergoing a direction change. The MODE<0> bit of the CWGxCON0 register can be set or cleared while the CWG is running, allowing for changes from Forward to Reverse mode. The CWGxA and CWGxC signals will change immediately upon the first rising input edge following a direction change, but the modulated signals (CWGxB or CWGxD, depending on the direction of the change) will experience a delay dictated by the dead-band counters.

# PIC18(L)F24/25K42









The SPI transmit output (SDO\_out) is available to the remappable PPS SDO pin and internally to the following peripherals:

- Configurable Logic Cell (CLC)
- Data Signal Modulator (DSM)

The SPI bus typically operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions typically involve shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new bit is shifted into the device. Unlike older Microchip devices, the SPI on the PIC18F2X/4XK42 contains two separate registers for incoming and outgoing data. Both registers also have 2-byte FIFO buffers and allow for DMA bus connections.

Figure 34-2 shows a typical connection between two PIC18F2X/4XK42 devices configured as master and slave devices.

Data is shifted out of the transmit FIFO on the programmed clock edge and into the receive shift register on the opposite edge of the clock.

The master device transmits information on its SDO output pin which is connected to, and received by, the slave's SDI input pin. The slave device transmits information on its SDO output pin, which is connected to, and received by, the master's SDI input pin.

The master device sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the master device is sending out the MSb from its output register (on its SDO pin) and the slave device is reading this bit and saving as the LSb of its input register, that the slave device is also sending out the MSb from its shift register (on its SDO pin) and the master device is reading this bit and saving it as the LSb of its input register.

After eight bits have been shifted out, the master and slave have exchanged register values and stored the incoming data into the receiver FIFOs.

If there is more data to exchange, the registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data
- Master sends useful data and slave sends useful data
- Master sends dummy data and slave sends useful data

In this particular SPI module, dummy data may be sent without software involvement, by clearing either the RXR bit (for receiving dummy data) or the TXR bit (for sending dummy data) (see Table 34-1 as well as Section 34.5 "Master mode" and Section 34.6 "Slave Mode" for further TXR/RXR setting details). This SPI module can send transmissions of any number of bits, and can send information in segments of varying size (from 1-8 bits in width). As such, transmissions may involve any number of clock cycles, depending on the amount of data to be transmitted.

When there is no more data to be transmitted, the master stops sending the clock signal and deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line disregards the clock and transmission signals and does not transmit out any data of its own.

#### 34.5.2 TRANSMIT ONLY MODE

When TXR is set and RXR is clear, the SPI master is in Transmit Only mode. In this mode, data transfer triggering is affected by the BMODE bit of SPIxCON0.

When BMODE = 1, data transfers will occur whenever TXFIFO is not empty. Data will be transmitted as soon as the TXFIFO register is written to, matching functionality of SPI (MSSP) modules on previous 8-bit Microchip devices. The SPIxTCNT will decrement with each transfer. However, when SPIxTCNT is zero the next transfer is not inhibited and the corresponding SPIxTCNT decrement will cause the count to roll over to the maximum value. Any data received in this mode is not stored in RXFIFO. Figure 34-4 shows an example of sending a command and then sending a byte of data, using this mode.

When BMODE = 0, the transfer counter (SPIxTCNTH/ L) must also be written to before transfers will occur, and transfers will cease when the transfer counter reaches '0'.

For example, if SPIxTXB is written twice and then SPIxTCTL is written with '3', the transfer will start with the SPIxTCTL write. The two bytes in the TXFIFO will be sent after which the transfer will suspend until the third and last byte is written to SPIxTXB.



#### FIGURE 34-4: SPI MASTER OPERATION, COMMAND+WRITE DATA, TXR/RXR=1/0

# PIC18(L)F24/25K42

R-0	R-0	R-0	R-0	R-0	U-0	U-0	U-0		
BFRE <sup>(3)</sup>	SMA	MMA	R <sup>(1, 2)</sup>	D	—	_	_		
bit 7							bit C		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	<b>as</b> '0'			
u = Bit is unc	hanged	x = Bit is unk	nown	-n/n = Value	at POR and BOF	R/Value at all o	ther Resets		
1' = Bit is se	t	'0' = Bit is cle	ared	HS = Hardwa	are set HC =	Hardware clear	r		
bit 7	BFRE: Bus Fr 1 = Indicates Both SC I2CCLK 0 = Bus not lo	ree Status bit <sup>(3</sup> the I <sup>2</sup> C bus is CL and SDA ha must select a dle (When no	3) Idle Ive been high valid clock sc I2CCLK is sel	for time-out se burce for this bit ected, this bit n	lected by I2CCC t to function. emains clear)	)N2 <bfret<1< td=""><td>:0&gt;&gt; bits.</td></bfret<1<>	:0>> bits.		
	<ul> <li>1 = Set after the 8th falling SCL edge of a received matching 7-bit slave address Set after the 8th falling SCL edge of a received matching 10-bit slave low address Set after the 8th falling SCL edge of a received matching 10-bit slave high w/ read address, onl after a previous matching high and low w/ write.</li> <li>0 = Cleared by any Restart/Stop detected on the bus Cleared by RECLE and RCLE conditions</li> </ul>								
bit 5	<ul> <li>MMA: Master Module Active Status bit</li> <li>1 = Master Mode state machine is active Set when master state machine asserts a Start on bus</li> <li>0 = Master state machine is Idle Cleared when BCLIF is set Cleared when Stop is shifted out by master.</li> <li>Cleared for BTOJE condition, after the master successfully shifts out a Stop condition</li> </ul>								
bit 4	<b>R:</b> Read Information bit <sup>(1, 2)</sup> 1 = Indicates the last matching received (high) address was a Read request 0 = Indicates the last matching received (high) address was a Write								
bit 3	<b>D:</b> Data bit 1 = Indicates 0 = Indicates	the last byte r the last byte r	eceived or tra eceived or tra	nsmitted was o nsmitted was a	lata an address				
bit 2-0	Unimplemen	ted: Read as	1 <b>′</b> b0						
Note 1: Th th 2: Cl	nis bit holds the F e Master or appe lock requests and	R bit informatic earing on the b d input from I2	n following th us without a r CxCLK regist	e last received match do not af er are disabled	address match. fect this bit. in Slave modes.	Addresses trar	nsmitted by		

3: Software must use the EN bit to force Master or Slave hardware to Idle.

#### 38.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

- **Note 1:** The ADIF bit is set at the completion of every conversion, regardless of whether or not the ADC interrupt is enabled.
  - **2:** The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the ADIE bit of the PIEx register and the GIE bits of the INTCON0 register must both be set. If all these bits are set, the execution will switch to the Interrupt Service Routine.

#### 38.1.6 RESULT FORMATTING

The 12-bit ADC conversion result can be supplied in two formats, left justified or right justified. The FM bits of the ADCON0 register controls the output format.

Figure 38-3 shows the two output formats.

Writes to the ADRES register pair are always right justified regardless of the selected format mode. Therefore, data read after writing to ADRES when ADFRM0 = 0 will be shifted left four places.





R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
STPT<15:8>										
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			it	U = Unimpler	nented bit, read	d as '0'				
u = Bit is unchanged x = Bit is unknown		wn	-n/n = Value a	at POR and BC	R/Value at all	other Resets				
'1' = Bit is set		'0' = Bit is clear	red							

#### REGISTER 38-27: ADSTPTH: ADC THRESHOLD SETPOINT REGISTER HIGH

bit 7-0 **STPT<15:8>**: ADC Threshold Setpoint MSB. Upper byte of ADC threshold setpoint, depending on ADCALC, may be used to determine ERR, see Register 38-29 for more details.

#### REGISTER 38-28: ADSTPTL: ADC THRESHOLD SETPOINT REGISTER LOW

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | STPT    | <7:0>   |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **STPT<7:0>**: ADC Threshold Setpoint LSB. Lower byte of ADC threshold setpoint, depending on ADCALC, may be used to determine ERR, see Register 38-30 for more details.

# PIC18(L)F24/25K42

MOVEEL	Movo f t	of (Long	Banga)		MOVLB	Mov
	WOVETU			Syntax:	MOV	
Syntax:	MOVFFL	t <sub>s</sub> ,t <sub>d</sub>			Operands:	$0 \leq k$
Operands:	$0 \le f_s \le 16$ $0 < f_a < 16$	383 383			Operation:	$k \rightarrow l$
Operation:	$(f_e) \rightarrow f_d$				Status Affected:	None
Status Affected:	None				Encoding:	00
Encoding: 1st word 2nd word	0000	0000 f <sub>s</sub> f <sub>s</sub> f <sub>s</sub> f <sub>s</sub> f <sub>s</sub>	0110 f <sub>s</sub> f <sub>s</sub> f <sub>s</sub> f <sub>s</sub> f <sub>s</sub>	f <sub>s</sub> f <sub>s</sub> f <sub>s</sub> f <sub>s</sub> f <sub>s</sub> f <sub>s</sub> f <sub>s</sub> f <sub>d</sub> f <sub>d</sub> f f f f	Description:	The 6 Bank value
3rd word		<sup>1</sup> d <sup>1</sup> d <sup>1</sup> d <sup>1</sup> d	idididid		Words:	1
Description:	The conte moved to	nts of sourc destination	ce register	't <sub>s</sub> ' are	Cycles:	1
	Location of	of source 'fs	can be ar	ywhere in	Q Cycle Activity:	0
	the 16 Kby Either sou (a useful s	yte data spa rce or desti special situa s particularly	ace (0000h ination can ation). v useful for	to 3FFFh). be W	Decode	Rea
	transferrin	g a data m	Example <sup>.</sup>	MOVT		
	peripheral	register (su	Before Instruc	tion		
	The MOVE	FL instructi	on cannot	use the	BSR Reg	gister =
	PCL, TOS	U, TOSH o	r TOSL as	the	After Instructio	on vieter –
	destination	n register.			DON Neg	JISICI -
vvoras:	3					
Cycles:	3					
Q Cycle Activity:				<i></i>		
	Q1	Q2	Q3	Q4		
	Decode	NO operation	NO operation	NO operation		
	Decode	Read reg- ister 'f <sub>s</sub> ' (src)	Process data	No operation		
	Decode	No operation Nodummy read	No operation	Write register 'f <sub>d</sub> ' (dest)		
Example: Before Instruc Contents Contents	MOVFFL stion s of 2000h s of 200Ah	2000h, = 33h = 11h	200Ah	<u> </u>		

MOVLB	Move literal to BSR							
Syntax:	MOVLW I	MOVLW k						
Operands:	$0 \le k \le 63$							
Operation:	$k \to BSR$							
Status Affected:	None							
Encoding:	0000	0001	001	k	kkkk			
Description:	The 6-bit li Bank Seleo value of BS	teral 'k' is ct Registe SR<7:6>	loade er (BS always	ed inf R<5: s ren	to the 0>). The nains '0'.			
Words:	1	1						
Cycles:	1	1						
Q Cycle Activity:								
Q1	Q2	Q3	8		Q4			
Decode	Read literal 'k'	Proce Dat	ess a	Wr 'k'	ite literal to BSR			
Example: MOVLB 5 Before Instruction DOD Despirator = 00b								

05h

© 2016-2017 Microchip Technology Inc.

Contents of 2000h = 33h Contents of 200Ah = 33h

TBLWT	Table W	rite							
Syntax:	TBLWT ( '	*; *+; *-; +*	<sup>r</sup> )						
Operands:	None								
Operation:	if TBLWT*, (TABLAT) $\rightarrow$ Holding Register; TBLPTR – No Change; if TBLWT*+, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLWT*-, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLWT+*, (TBLPTR) + 1 $\rightarrow$ TBLPTR; (TABLAT) $\rightarrow$ Holding Provident								
Status Affected:	None								
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*					
Description:	=3 +*         This instruction uses the three LSBs of TBLPTR to determine which of the eight holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 15.1 "Program Flash Memory" for additional details on programming Flash memory.)         The TBLPTR (a 21-bit pointer) points to each byte in the program memory.         TBLPTR has a 2-MByte address range.         The LSb of the TBLPTR selects which byte of the program memory location to access.         TBLPTR[0] = 0:       Least Significant Byte of Program Memory Word TBLPTR[0] = 1:         Most Significant Byte of TBLPTR as follows:       • no change         • post-increment       • post-decrement								
Words:	1								
Cycles:	2								
Q Cycle Activity:									
	Q1	Q2	Q3	Q4					
	Decode	No	No	No					
		operation	operation	operation					
	operation	operation (Read	operation	operation (Write to					

#### TBLWT Table Write (Continued)

Example1:	TBLWT *+;		
Before In:	struction		
TAB	LAT	=	55h
TBL		=	00A356h
HOL (00	A356h)	=	FFh
After Inst	ructions (table write	e comp	letion)
TAB	LAT	=	55h
TBL	PTR	=	00A357h
HOL (00	.DING REGISTER A356h)	=	55h
Example 2:	TBLWT +*;		
Before In:	struction		
TAB	LAT	=	34h
TBL	PTR	=	01389Ah
HOL	DING REGISTER	_	EEb
HOI	DING REGISTER	-	
(01	389Bh)	=	FFh
After Instr	ruction (table write	comple	etion)
TAB	LAT	=	34h
TBL	PTR	=	01389Bh
(01	389Ah)	=	FFh
HÕL	DING REGISTER		
(01	389Bh)	=	34h

TABLAT)

Holding

Register)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page		
39A2h	PIR2	I2C1RXIF	SPI1IF	SPI1TXIF	SPI1RXIF	DMA1AIF	DMA10RIF	DMA1DCN TIF	DMA1SCN- TIF	143		
39A1h	PIR1	SMT1PWAIF	SMT1PRAIF	SMT1IF	C1IF	ADTIF	ADIF	ZCDIF	INTOIF	143		
39A0h	PIR0	IOCIF	CRCIF	SCANIF	NVMIF	CSWIF	OSFIF	HLVDIF	SWIF	142		
399Fh - 399Bh	—		Unimplemented									
399Ah	PIE10	—	_	—	_	—	—	CLC4IE	CCP4IE	161		
3999h	PIE9	—	_	—	—	CLC3IE	CWG3IE	CCP3IE	TMR6IE	160		
3998h	PIE8	TMR5GIE	TMR5IE	_	_	_	_	_	_	160		
3997h	PIE7	—	_	INT2IE	CLC2IE	CWG2IE	_	CCP2IE	TMR4IE	159		
3996h	PIE6	TMR3GIE	TMR3IE	U2IE	U2EIE	U2TXIE	U2RXIE	I2C2EIE	I2C2IE	158		
3995h	PIE5	I2C2TXIE	I2C2RXIE	DMA2AIE	DMA2ORIE	DMA2DCN TIE	DMA2SCN- TIE	C2IE	INT1IE	157		
3994h	PIE4	CLC1IE	CWG1IE	NCO1IE	_	CCP1IE	TMR2IE	TMR1GIE	TMR1IE	156		
3993h	PIE3	TMR0IE	U1IE	U1EIE	U1TXIE	U1RXIE	I2C1EIE	I2C1IE	I2C1TXIE	155		
3992h	PIE2	I2C1RXIE	SPI1IE	SPI1TXIE	SPI1RXIE	DMA1AIE	DMA10RIE	DMA1DCN TIE	DMA1SCN- TIE	154		
3991h	PIE1	SMT1PWAIE	SMT1PRAIE	SMT1IE	C1IE	ADTIE	ADIE	ZCDIE	INTOIE	153		
3990h	PIE0	IOCIE	CRCIE	SCANIE	NVMIE	CSWIE	OSFIE	HLVDIE	SWIE	152		
398Fh - 398Bh	_				Unimple	emented						
398Ah	IPR10	—	—	_	_	_	_	CLC4IP	CCP4IP	170		
3989h	IPR9	—	—	_	_	CLC3IP	CWG3IP	CCP3IP	TMR6IP	170		
3988h	IPR8	TMR5GIP	TMR5IP	_	—	_	—	—	_	169		
3987h	IPR7	—	_	INT2IP	CLC2IP	CWG2IP	-	CCP2IP	TMR4IP	169		
3986h	IPR6	TMR3GIP	TMR3IP	U2IP	U2EIP	U2TXIP	U2RXIP	I2C2EIP	I2C2IP	168		
3985h	IPR5	I2C2TXIP	I2C2RXIP	DMA2AIP	DMA2ORIP	DMA2DCN TIP	DMA2SCN- TIP	C2IP	INT1IP	167		
3984h	IPR4	CLC1IP	CWG1IP	NCO1IP	_	CCP1IP	TMR2IP	TMR1GIP	TMR1IP	165		
3983h	IPR3	TMR0IP	U1IP	U1EIP	U1TXIP	U1RXIP	I2C1EIP	I2C1IP	I2C1TXIP	165		
3982h	IPR2	I2C1RXIP	SPI1IP	SPI1TXIP	SPI1RXIP	DMA1AIP	DMA10RIP	DMA1DCN TIP	DMA1SCN- TIP	164		
3981h	IPR1	SMT1PWAIP	SMT1PRAIP	SMT1IP	C1IP	ADTIP	ADIP	ZCDIP	INT0IP	163		
3980h	IPR0	IOCIP	CRCIP	SCANIP	NVMIP	CSWIP	OSFIP	HLVDIP	SWIP	162		
397Fh - 397Eh	—				Unimple	emented						
397Dh	SCANTRIG	—	—	—	—		TS	SEL		230		
397Ch	SCANCON0	EN	TRIGEN	SGO	—	—	MREG	BURSTMD	BUSY	226		
397Bh	SCANHADRU	—	—			Н	IADR			228		
397Ah	SCANHADRH				HA	DR				229		
3979h	SCANHADRL				HA	DR				229		
3978h	SCANLADRU	LADR								227		
3977h	SCANLADRH				LA	DR				227		
3976h	SCANLADRL				LA	DR				228		
3975h - 396Ah	—	Unimplemented										
3969h	CRCCON1		DLEI	N			Pl	EN		222		
3968h	CRCCON0	EN	CRCGO	BUSY	ACCM	_	_	SHIFTM	FULL	222		
3967h	CRCXORH	X15	X14	X13	X12	X11	X10	X9	X8	225		
3966h	CRCXORL	X7	X6	X5	X4	X3	X2	X1		225		
3965h	CRCSHIFTH	SHFT15	SHFT14	SHFT13	SHFT12	SHFT11	SHFT10	SHFT9	SHFT8	224		
3964h	CRCSHIFTL	SHFT7	SHFT6	SHFT5	SHFT4	SHFT3	SHFT2	SHFT1	SHFT0	224		

# TABLE 44-1: REGISTER FILE SUMMARY FOR PIC18(L)F24/25K42 DEVICES (CONTINUED)

 $\textbf{Legend:} \qquad x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition$ 

Note 1: Not present in LF devices.

## 45.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 45.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 45.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

# 45.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>).

# 45.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

#### 46.4 AC Characteristics



28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

	N	ILLIMETER	S	
Dimension	MIN	NOM	MAX	
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	Х			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A