

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf24k42-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

eXtreme Low-Power (XLP) Features

- Sleep mode: 60 nA @ 1.8V, typical
- Watchdog Timer: 720 nA @ 1.8V, typical
- Secondary Oscillator: 580 nA @ 32 kHz
- Operating Current:
 - 4 uA @ 32 kHz, 1.8V, typical
 - 45 uA/MHz @ 1.8V, typical

Digital Peripherals

- Three 8-Bit Timers (TMR2/4/6) with Hardware Limit Timer (HLT)
- Four 16-Bit Timers (TMR0/1/3/5)
- Four Configurable Logic Cell (CLC):
- Integrated combinational and sequential logic
- Three Complementary Waveform Generators (CWGs):
 - Rising and falling edge dead-band control
 - Full-bridge, half-bridge, 1-channel drive
 - Multiple signal sources
- Programmable dead band
- Fault-shutdown input
- Four Capture/Compare/PWM (CCP) modules
- Four 10-bit Pulse Width Modulators (PWMs)
- Numerically Controlled Oscillator (NCO):
- Generates true linear frequency control and increased frequency resolution
- Input Clock: 0 Hz < fNCO < 32 MHz
- Resolution: fNCO/220
- DSM: Data Signal Modulator
 - Multiplex two carrier clocks, with glitch prevention feature
 - Multiple sources for each carrier
- Programmable CRC with Memory Scan:
 - Reliable data/program memory monitoring for fail-safe operation (e.g., Class B)
 - Calculate CRC over any portion of program memory
- Two UART Modules:
 - Modules are Asynchronous, RS-232, RS-485 compatibility.
 - One of the UART modules supports LIN Master and Slave, DMX mode, DALI Gear and Device protocols
 - Automatic and user-timed BREAK period generation
 - DMA Compatible
 - Automatic checksums
 - Programmable 1, 1.5, and 2 stop bits
 - Wake-up on BREAK reception
 - Automatic and user-timed BREAK period generation

- One SPI module:
 - Configurable length bytes
 - Arbitrary length data packets
 - Receive-without-transmit option
 - Transmit-without-receive option
 - Transfer byte counter
 - Separate Transmit and Receive Buffers with 2-byte FIFO and DMA capabilities
- Two I²C modules, SMBus, PMBus™ compatible:
 - Dedicated Address, Transmit and Receive buffers
 - Bus Collision Detection with arbitration
 - Bus time-out detection and handling
 - Multi-Master mode
 - Separate Transmit and Receive Buffers with 2-byte FIFO and DMA capabilities
 - I²C, SMBus, 2.0 and SMBus 3.0, and 1.8V input level selections
- Device I/O Port Features:
 - 25 I/O pins (PIC18(L)F24/25/26/27K42)
 - 36 I/O pins (PIC18(L)F45/46/47K42)
 - 44 I/O pins (PIC18(L)F55/56/57K42)
 - One input only pin
 - Individually programmable I/O direction, open-drain, slew rate, weak pull-up control
 - High-current source/sink for direct LED drive
 - Interrupt-on-change
 - Three External Interrupt Pins
- Peripheral Pin Select (PPS):
- Enables pin mapping of digital I/O
- Hardware Limit Timer (HLT):
 - Hardware monitoring and Fault detection
- Signal Measurement Timer (SMT):
 - 24-bit timer/counter with prescaler

TABLE 4-10: SPECIAL FUNCTION REGISTER MAP FOR PIC18(L)F24/25K42 DEVICES BANK 56

-									-		
38FFh —	38DFh —	38BFh —	389Fh	IVTADU	387Fh	—	385Fh	—	383Fh	—	381Fh —
38FEh —	38DEh —	38BEh —	389Eh	IVTADH	387Eh	—	385Eh	—	383Eh	—	381Eh —
38FDh —	38DDh —	38BDh —	389Dh	IVTADL	387Dh	—	385Dh	—	383Dh	—	381Dh —
38FCh —	38DCh —	38BCh —	389Ch	—	387Ch	—	385Ch	—	383Ch	—	381Ch —
38FBh —	38DBh —	38BBh —	389Bh	_	387Bh	_	385Bh	—	383Bh	—	381Bh —
38FAh —	38DAh —	38BAh —	389Ah	—	387Ah	—	385Ah	—	383Ah	—	381Ah —
38F9h —	38D9h —	38B9h —	3899h	—	3879h	—	3859h	—	3839h	—	3819h —
38F8h —	38D8h —	38B8h —	3898h	—	3878h	—	3858h	—	3838h	—	3818h —
38F7h —	38D7h —	38B7h —	3897h	—	3877h	—	3857h	—	3837h	—	3817h —
38F6h —	38D6h —	38B6h —	3896h	—	3876h	—	3856h	—	3836h	—	3816h —
38F5h —	38D5h —	38B5h —	3895h	—	3875h	—	3855h	—	3835h	—	3815h —
38F4h —	38D4h —	38B4h —	3894h	—	3874h	—	3854h	—	3834h	—	3814h —
38F3h —	38D3h —	38B3h —	3893h	—	3873h	—	3853h	—	3833h	—	3813h —
38F2h —	38D2h —	38B2h —	3892h	—	3872h	—	3852h	—	3832h	—	3812h —
38F1h —	38D1h —	38B1h —	3891h	—	3871h	—	3851h	—	3831h	—	3811h —
38F0h —	38D0h —	38B0h —	3890h	PRODH_SHAD	3870h	—	3850h	—	3830h	—	3810h —
38EFh —	38CFh —	38AFh —	388Fh	PRODL_SHAD	386Fh	—	384Fh	—	382Fh	—	380Fh —
38EEh —	38CEh —	38AEh —	388Eh	FSR2H_SHAD	386Eh	—	384Eh	—	382Eh	—	380Eh —
38EDh —	38CDh —	38ADh —	388Dh	FSR2L_SHAD	386Dh	—	384Dh	—	382Dh	—	380Dh —
38ECh —	38CCh —	38ACh —	388Ch	FSR1H_SHAD	386Ch	—	384Ch	—	382Ch	—	380Ch —
38EBh —	38CBh —	38ABh —	388Bh	FSR1L_SHAD	386Bh	—	384Bh	—	382Bh	—	380Bh —
38EAh —	38CAh —	38AAh —	388Ah	FSR0H_SHAD	386Ah	_	384Ah	—	382Ah	—	380Ah —
38E9h —	38C9h —	38A9h —	3889h	FSR0L_SHAD	3869h	—	3849h	—	3829h	—	3809h —
38E8h —	38C8h —	38A8h —	3888h	PCLATU_SHAD	3868h	—	3848h	—	3828h	—	3808h —
38E7h —	38C7h —	38A7h —	3887h	PCLATH_SHAD	3867h	—	3847h	—	3827h	—	3807h —
38E6h —	38C6h —	38A6h —	3886h	BSR_SHAD	3866h	—	3846h	—	3826h	—	3806h —
38E5h —	38C5h —	38A5h —	3885h	WREG_SHAD	3865h	—	3845h	—	3825h	—	3805h —
38E4h —	38C4h —	38A4h —	3884h	STATUS_SHAD	3864h	—	3844h	—	3824h	—	3804h —
38E3h —	38C3h —	38A3h —	3883h	SHADCON	3863h	—	3843h	—	3823h	—	3803h —
38E2h —	38C2h —	38A2h —	3882h	BSR_CSHAD	3862h	_	3842h	—	3822h		3802h —
38E1h —	38C1h —	38A1h —	3881h	WREG_CSHAD	3861h	—	3841h	—	3821h	—	3801h —
38E0h —	38C0h —	38A0h —	3880h	STATUS_CSHAD	3860h	—	3840h	—	3820h	—	3800h —

Legend: Unimplemented data memory locations and registers, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
3AD7h	MD1CARHPPS	_	_	—		MD1CARHPPS				0100
3AD6h	MD1CARLPPS	_	_	—		MD1CARLPPS				
3AD5h	CWG3INPPS	_	—	—			CWG3INPPS	6		01010
3AD4h	CWG2INPPS	—	—	_			CWG2INPPS	6		01001
3AD3h	CWG1INPPS	—	—	_			CWG1INPPS	6		01000
3AD2h	SMT1SIGPPS	—	—	_			SMT1SIGPP	S		10001
3AD1h	SMT1WINPPS	_		—			SMT1WINPP	S		10000
3AD0h	CCP4PPS	—	—	_			CCP4PPS			01000
3ACFh	CCP3PPS	—	—	_			CCP3PPS			01101
3ACEh	CCP2PPS	_	_	—			CCP2PPS			10001
3ACDh	CCP1PPS	—	—	_			CCP1PPS			10010
3ACCh	T6INPPS	_	_	—			T6INPPS			01111
3ACBh	T4INPPS	_	_	—			T4INPPS			10101
3ACAh	T2INPPS	—	—	_			T2INPPS			10011
3AC9h	T5GPPS	—	—	_			T5GPPS			01100
3AC8h	T5CLKIPPS	—	—	_			T5CLKIPPS			10010
3AC7h	T3GPPS	—	—	_			T3GPPS			10000
3AC6h	T3CLKIPPS	—	—	_			T3CLKIPPS			10000
3AC5h	T1GPPS	—	—	_			T1GPPS			01101
3AC4h	T1CLKIPPS	—	—	_			T1CLKIPPS			10000
3AC3h	T0CLKIPPS	—	—	_			T0CLKIPPS			0100
3AC2h	INT2PPS	_	_	—			INT2PPS			01010
3AC1h	INT1PPS	_	_	—			INT1PPS			01001
3AC0h	INT0PPS	_	_	—			INT0PPS			01000
3ABFh	PPSLOCK	_	—	—	_	_	—	_	PPSLOCKED	0
3ABEh	CCDCON	EN	_	—	_	—	—		DS	0xx
3ABDh - 3A88h	—				Unimple	emented				—
3A87h	IOCEF	—	—	—	—	IOCEF3	—	—	—	0
3A86h	IOCEN	_	—	—		IOCEN3	_	—	—	0
3A85h	IOCEP	—	—	—	—	IOCEP3	—	—	—	0
3A84h	INLVLE	—	—	—	—	INLVLE3	—	—	—	1
3A83h	—				Unimple	emented				—
3A82h	—				Unimple	emented				—
3A81h	WPUE	_		—	—	WPUE3	_	—	—	0
3A80h - 3A6Ch	—				Unimple	emented				—
3A6Bh	RC4I2C	—	SLEW	P	U	_	_		ТН	-00000
3A6Ah	RC3I2C	—	SLEW	P	U	_	_		ТН	-00000
3A69h	CCDNC	CCDNC7	CCDNC6	CCDNC5	CCDNC4	CCDNC3	CCDNC2	CCDNC1	CCDNC0	00000000
3A68h	CCDPC	CCDPC7	CCDPC6	CCDPC5	CCDPC4	CCDPC3	CCDPC2	CCDPC1	CCDPC0	00000000
3A67h	IOCCF	IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0	00000000
3A66h	IOCCN	IOCCN7	IOCCN6	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0	00000000
3A65h	IOCCP	IOCCP7	IOCCP6	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0	00000000
3A64h	INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	11111111
3A63h	SLRCONC	SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0	11111111
3A62h	ODCONC	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	00000000
3A61h	WPUC	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	00000000
3A60h	ANSELC	ANSELC7	ANSELC6	ANSELC5	ANSELC4	ANSELC3	ANSELC2	ANSELC1	ANSELC0	11111111

TABLE 4-11: REGISTER FILE SUMMARY FOR PIC18(L)F24/25K42 DEVICES (CONTINUED)

 $\label{eq:Legend: Legend: Legend: u = unchanged, --= unimplemented, \ q = value \ depends \ on \ condition$

Note 1: Not present in LF devices.



PIC18(L)F24/25K42

REGISTER 11-42: IVTLOCK: INTERRUPT VECTOR TABLE LOCK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
—	—	—	—	—	—	—	IVTLOCKED ^(1,2)
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 Unimplemented: Read as '0'

bit 0 IVTLOCKED: IVT Registers Lock bits^(1,2) 1 = IVTBASE Registers are locked and cannot be written 0 = IVTBASE Registers can be modified by write operations

Note 1: The IVTLOCK bit can only be set or cleared after the unlock sequence in Example 11-1.
2: If IVT1WAY = 1, the IVTLOCK bit cannot be cleared after it has been set. See Register 5-3.

REGISTER 11-43: SHADCON: SHADOW CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
—	—	—	—	—	—	—	SHADLO
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 Unimplemented: Read as '0'

bit 0 SHADLO: Interrupt Shadow Register Access Switch bit

0 = Access Main Context for Interrupt Shadow Registers

1 = Access Low-Priority Interrupt Context for Interrupt Shadow Registers

13.0 WINDOWED WATCHDOG TIMER (WWDT)

The Watchdog Timer (WDT) is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events. The Windowed Watchdog Timer (WWDT) differs in that CLRWDT instructions are only accepted when they are performed within a specific window during the time-out period.

The WWDT has the following features:

- Selectable clock source
- Multiple operating modes
 - WWDT is always On
 - WWDT is off when in Sleep
 - WWDT is controlled by software
 - WWDT is always Off
- Configurable time-out period is from 1 ms to 256s (nominal)
- Configurable window size from 12.5% to 100% of the time-out period
- Multiple Reset conditions

Depending on the priority of the DMA with respect to CPU execution (Refer to **Section 3.2** "**Memory Access Scheme**" for more information), the DMA Controller can move data through two methods:

- Stalling the CPU execution until it has completed its transfers (DMA has higher priority over the CPU in this mode of operation)
- Utilizing unused CPU cycles for DMA transfers (CPU has higher priority over the DMA in this mode of operation). Unused CPU cycles are referred to as bubbles which are instruction cycles available for use by the DMA to perform read and write operations. In this way, the effective bandwidth for handling data is increased; at the same time, DMA operations can proceed without causing a processor stall.

17.4 DMA Interface

The DMA module transfers data from the source to the destination one byte at a time, this smallest data movement is called a DMA data transaction. A DMA Message refers to one or more DMA data transactions.

Each DMA data transaction consists of two separate actions:

- Reading the Source Address Memory and storing the value in the DMA Buffer register
- Writing the contents of the DMA Buffer register to the Destination Address Memory

Note:	DMA	data	movement	is	а	two-cycle
	operat	ion.				

The XIP bit (DMAxCON0 register) is a status bit to indicate whether or not the data in the DMAxBUF register has been written to the destination address. If the bit is set then data is waiting to be written to the destination. If clear it means that either data has been written to the destination or that no source read has occurred.

The DMA has read access to PFM, Data EEPROM, and SFR/GPR space, and write access to SFR/GPR space. Based on these memory access capabilities, the DMA can support the following memory transactions:

TABLE 17-1: DMA MEMORY ACCESS

Read Source	Write Destination
Program Flash Memory	GPR
Program Flash Memory	SFR
Data EE	GPR
Data EE	SFR
GPR	GPR
SFR	GPR
GPR	SFR
SFR	SFR

Even though the DMA module has access to all memory and peripherals that are also available to the CPU, it is recommended that the DMA does not access any register that is part of the System arbitration. The DMA, as a system arbitration client should not be read or written by itself or by another DMA instantiation.

The following sections discuss the various control interfaces required for DMA data transfers.

17.4.1 DMA ADDRESSING

The start addresses for the source read and destination write operations are set using the DMAxSSA <21:0> and DMAxDSA <15:0> registers, respectively.

When the DMA Message transfers are in progress, the DMAxSPTR <21:0> and DMAxDPTR <15:0> registers contain the current address pointers for each source read and destination write operation, these registers are modified after each transaction based on the Address mode selection bits.

The SMODE and DMODE bits in the DMAxCON1 control register determine the address modes of operation by controlling how the DMAxSPTR <21:0> and DMAxDPTR <15:0> bits are updated after every DMA data transaction combination (Figure 17-2).

Each address can be separately configured to:

- Remain unchanged
- Increment by 1
- · Decrement by 1

23.1 Timer1/3/5 Operation

The Timer1/3/5 module is a 16-bit incrementing counter which is accessed through the TMRxH:TMRxL register pair. Writes to TMRxH or TMRxL directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1/3/5 is enabled by configuring the ON and GE bits in the TxCON and TxGCON registers, respectively. Table 23-1 displays the Timer1/3/5 enable selections.

TABLE 23-1:TIMER1/3/5 ENABLESELECTIONS

ON	GE	Timer1/3/5 Operation
1	1	Count Enabled
1	0	Always On
0	1	Off
0	0	Off

23.2 Clock Source Selection

The CS<4:0> bits of the TMRxCLK register (Register 23-3) are used to select the clock source for Timer1/3/5. The five TMRxCLK bits allow the selection of several possible synchronous and asynchronous clock sources. Register 23-3 displays the clock source selections.

23.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMRxH:TMRxL register pair will increment on multiples of Fosc as determined by the Timer1/3/5 prescaler.

When the Fosc internal clock source is selected, the Timer1/3/5 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1/3/5 value. To utilize the full resolution of Timer1/3/5, an asynchronous input signal must be used to gate the Timer1/3/5 clock input.

The following asynchronous sources may be used at the Timer1/3/5 gate:

- Asynchronous event on the TxGPPS pin
- TMR0OUT
- TMR1/3/5OUT (excluding the TMR for which it is being used)
- TMR 2/4/6OUT (post-scaled)
- CMP1/2OUT
- SMT1 match
- NCO10UT
- PWM5/6/7/8 OUT
- CCP1/2/3/4 OUT
- CLC1/2/3/4 OUT
- ZCDOUT

Note:	In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
	 Timer1/3/5 enabled after POR
	Write to TMRxH or TMRxL
	 Timer1/3/5 is disabled
	 Timer1/3/5 is disabled (TMRxON = 0) when TxCKI is high then Timer1/3/5 is enabled (TMRxON = 1) when

23.2.2 EXTERNAL CLOCK SOURCE

TxCKI is low.

When the external clock source is selected, the Timer1/3/5 module may work as a timer or a counter.

When enabled to count, Timer1/3/5 is incremented on the rising edge of the external clock input of the TxCKIPPS pin. This external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated secondary internal oscillator circuit.

PIC18(L)F24/25K42



2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.





27.6.9 COUNTER MODE

This mode increments the timer on each pulse of the SMT1_signal input. This mode is asynchronous to the SMT clock and uses the SMT1_signal as a time source. The SMT1CPW register will be updated with the current SMT1TMR value on the rising edge of the SMT1WIN input. See Figure 27-18.

FIGURE 27-18: COUNTER MODE TIMING DIAGRAM





28.2.3 FULL-BRIDGE MODES

In Forward and Reverse Full-Bridge modes, three outputs drive static values while the fourth is modulated by the input data signal. The mode selection may be toggled between forward and reverse by toggling the MODE<0> bit of the CWGxCON0 while keeping MODE<2:1> static, without disabling the CWG module. When connected as shown in Figure 28-5, the outputs are appropriate for a full-bridge motor driver. Each CWG output signal has independent polarity control, so the circuit can be adapted to high-active and low-active drivers. A simplified block diagram for the Full-Bridge modes is shown in Figure 28-6.





FIGURE 28-6: SIMPLIFIED CWG BLOCK DIAGRAM (FORWARD AND REVERSE FULL-BRIDGE MODES)



28.2.3.1 Direction Change in Full-Bridge Mode

In Full-Bridge mode, changing MODE<2:0> controls the forward/reverse direction. Changes to MODE<2:0> change to the new direction on the next rising edge of the modulated input.

A direction change is initiated in software by changing the MODE<2:0> bits of the CWGxCON0 register. The sequence is illustrated in Figure 28-8.

- The associated active output CWGxA and the inactive output CWGxC are switched to drive in the opposite direction.
- The previously modulated output CWGxD is switched to the inactive state, and the previously inactive output CWGxB begins to modulate.
- CWG modulation resumes after the directionswitch dead band has elapsed.

28.2.3.2 Dead-Band Delay in Full-Bridge Mode

Dead-band delay is important when either of the following conditions is true:

- The direction of the CWG output changes when the duty cycle of the data input is at or near 100%, or
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.

The dead-band delay is inserted only when changing directions, and only the modulated output is affected. The statically-configured outputs (CWGxA and CWGxC) are not afforded dead band, and switch essentially simultaneously.

Figure 28-8 shows an example of the CWG outputs changing directions from forward to reverse, at near 100% duty cycle. In this example, at time t1, the output of CWGxA and CWGxD become inactive, while output CWGxC becomes active. Since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current will flow through power devices QC and QD for the duration of 't'. The same phenomenon will occur to power devices QA and QB for the CWG direction change from reverse to forward.

When changing the CWG direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce the CWG duty cycle for one period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.



FIGURE 28-8: EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	—			DBF	<<5:0>			
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable k	oit	U = Unimple	mented bit, read	as '0'		
u = Bit is unchanged x = Bit is unknown			own	-n/n = Value	at POR and BO	R/Value at all c	other Resets	
'1' = Bit is set	'0' = Bit is clea	ared	q = Value depends on condition					
bit 7-6	Unimplemer	nted: Read as 'C)'					
bit 5-0	DBR<5:0>: (CWG Rising Edg	ge Triggered I	Dead-Band Co	unt bits			
	11 1111 =	63-64 CWG clo	ck periods					
	11 1110 =	62-63 CWG clo	ck periods					
	•							
	00 0010 = 00 0001 = 00 0000 =	2-3 CWG clock 1-2 CWG clock 0 CWG clock pe	periods periods eriods. Dead-	band generatio	on is bypassed			

REGISTER 28-8: CWGxDBR: CWG RISING DEAD-BAND COUNT REGISTER

REGISTER 28-9: CWGxDBF: CWG FALLING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			DBF	<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6	Unimplemented: Read as '0'					
bit 5-0	DBF<5:0>: CWG Falling Edge Triggered Dead-Band Count bits					
	11 1111 = 63-64 CWG clock periods					
	11 1110 = 62-63 CWG clock periods					
	00 0010 = 2-3 CWG clock periods					
	00 0001 = 1-2 CWG clock periods					
	00 0000 = 0 CWG clock periods. Dead-band generation is bypassed.					

30.1 NCO Operation

The NCO operates by repeatedly adding a fixed value to an accumulator. Additions occur at the input clock rate. The accumulator will overflow with a carry periodically, which is the raw NCO output (NCO_overflow). This effectively reduces the input clock by the ratio of the addition value to the maximum accumulator value. See Equation 30-1.

The NCO output can be further modified by stretching the pulse or toggling a flip-flop. The modified NCO output is then distributed internally to other peripherals and can be optionally output to a pin. The accumulator overflow also generates an interrupt (NCO_overflow).

The NCO period changes in discrete steps to create an average frequency. This output depends on the ability of the receiving circuit (i.e., CWG or external resonant converter circuitry) to average the NCO output to reduce uncertainty.

EQUATION 30-1: NCO OVERFLOW FREQUENCY

 $FOVERFLOW = \frac{NCO \ Clock \ Frequency \times Increment \ Value}{2^{20}}$

30.1.1 NCO CLOCK SOURCES

Clock sources available to the NCO include:

- Fosc
- HFINTOSC
- LFINTOSC
- MFINTOSC/4 (32 kHz)
- MFINTOSC (500 kHz)
- CLC1/2/3/4_out
- CLKREF
- SOSC

The NCO clock source is selected by configuring the N1CKS<2:0> bits in the NCO1CLK register.

30.1.2 ACCUMULATOR

The accumulator is a 20-bit register. Read and write access to the accumulator is available through three registers:

- NCO1ACCL
- NCO1ACCH
- NCO1ACCU

30.1.3 ADDER

The NCO Adder is a full adder, which operates independently from the source clock. The addition of the previous result and the increment value replaces the accumulator value on the rising edge of each input clock.

30.1.4 INCREMENT REGISTERS

The increment value is stored in three registers making up a 20-bit incrementer. In order of LSB to MSB they are:

- NCO1INCL
- NCO1INCH
- NCO1INCU

When the NCO module is enabled, the NCO1INCU and NCO1INCH registers should be written first, then the NCO1INCL register. Writing to the NCO1INCL register initiates the increment buffer registers to be loaded simultaneously on the second rising edge of the NCO_clk signal.

The registers are readable and writable. The increment registers are double-buffered to allow value changes to be made without first disabling the NCO module.

When the NCO module is disabled, the increment buffers are loaded immediately after a write to the increment registers.

Note: The increment buffer registers are not useraccessible.

PIC18(L)F24/25K42

REGISTER 3	5-7: I2CxS	ΓΑΤ1 – Ι ² C S1	TATUS REG	ISTER 1				
R/W/HS-0	U-0	R-1	U-0	R/W/HS-0	R/S-0/0	U-0	R-0	
TXWE ⁽²⁾	_	TXBE ^(1, 3)	—	RXRE ⁽²⁾	CLRBF	_	RXBF ^(1,3)	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all c	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardwa	re set HC =	Hardware clea	ſ	
bit 7	TXWE: Trans 1 = A new by 0 = No transr	mit Write Error te of data was nit write error	Status bit ⁽²⁾ written to I2C ⁻	TXB when it w	as full (Must be	cleared by sof	tware)	
bit 6	Unimplemen	Unimplemented: Read as '0'						
bit 5	TXBE: Transmit Buffer Empty Status bit 1 = I2CTXB is empty (Cleared by writing the I2CTXB register) 0 = I2CTXB is full							
bit 4	Unimplemented: Read as '0'							
bit 3	RXRE: Receive Read Error Status bit 1 = A byte of data was read from I2CxRXB when it was empty. (Must be cleared by software) 0 = No receive overflow							
bit 2	CLRBF: Clear Buffer bit Setting this bit clears/empties the receive and transmit buffers, causing reset of RXBF and TXBE. Setting this bit clears the RXIF and TXIF interrupt flags. This bit is set-only special function, and always reads '0'							
bit 1	Unimplemen	ted: Read as '	o'					
bit 0	RXBF: Receiv 1 = I2CRXB I 0 = I2CRXB i	ve Buffer Full S has received no is empty	tatus bit ew data (Clea	red by reading	the I2CRXB re	gister)		
Note 1: The	e bits are held ir	n Reset when I	2CEN = 0.					
2: Wil	I cause NACK to	o be sent for sl	ave address a	and master/sla	ve data read by	tes.		

3: Used as triggers for DMA operation.

38.5.1 CVD OPERATION

A CVD operation begins with the ADC's internal sample and hold capacitor (С_{НОГD}) being disconnected from the path which connects it to the external capacitive sensor node. While disconnected, CHOLD is precharged to VDD or Vss, while the path to the sensor node is precharged to the level opposite that of CHOLD. When the precharge phase is complete, the VDD/VSS precharge paths for the two nodes are shut off and CHOLD and the path to the external sensor node are re-connected, at which time the acquisition phase of the CVD operation begins. During acquisition, a capacitive voltage divider is formed between the precharged CHOLD and sensor nodes, which results in a final voltage level setting on CHOLD which is determined by the capacitances and precharge levels of the two nodes. After acquisition, the ADC converts the voltage level on CHOLD. This process is then repeated with inverted precharge levels for both the CHOLD and external sensor nodes. Figure 38-7 shows the waveform for two inverted CVD measurements, which is known as differential CVD measurement.





40.13 Register Definitions: Comparator Control

Long bit name prefixes for the Comparators are shown in Table 40-2. Refer to **Section 1.4.2.2 "Long Bit Names**" for more information.

TABLE 40-2:

Peripheral	Bit Name Prefix		
C1	C1		
C2	C2		

REGISTER 40-1: CMxCON0: COMPARATOR x CONTROL REGISTER 0

R/W-0/0	R-0/0	U-0	R/W-0/0	U-0	U-1	R/W-0/0	R/W-0/0
EN	OUT	—	POL	—	—	HYS	SYNC
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	EN: Comparator Enable bit						
	1 = Comparator is enabled						
	0 = Comparator is disabled and consumes no active power						
bit 6	OUT: Comparator Output bit						
	If POL = 0 (noninverted polarity):						
	1 = CxVP > CxVN						
	0 = CxVP < CxVN						
	If POL = 1 (inverted polarity):						
	1 = C X V P < C X V N						
	0 = C X V P > C X V N						
bit 5	Unimplemented: Read as '0'						
bit 4	POL: Comparator Output Polarity Select bit						
	1 = Comparator output is inverted						
	0 = Comparator output is not inverted						
bit 3	Unimplemented: Read as '0'						
bit 2	Unimplemented: Read as '1'						
bit 1	HYS: Comparator Hysteresis Enable bit						
	1 = Comparator hysteresis enabled						
	0 = Comparator hysteresis disabled						
bit 0	SYNC: Comparator Output Synchronous Mode bit						
	1 = Comparator output to Timer1/3/5 and I/O pin is synchronous to changes on Timer1 clock source.						
	0 = Comparator output to Timer1/3/5 and I/O pin is asynchronous						
	Output updated on the falling edge of Timer1/3/5 clock source.						

When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the

internal reference voltage generated by the voltage

reference module. The comparator then generates an

The trip point voltage is software programmable to any of

interrupt signal by setting the HLVDIF bit.

SEL<3:0> bits (HLVDCON1<3:0>).

41.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated voltage reference as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module.

FIGURE 41-1: HLVD MODULE BLOCK DIAGRAM



28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length





Microchip Technology Drawing C04-105C Sheet 1 of 2