

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf25k42-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.7.2 DIRECT ADDRESSING

Direct addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of direct addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 4.5.3 "General Purpose Register File") or a location in the Access Bank (Section 4.5.2 "Access Bank") as the data source for the instruction.

The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 4.5.1 "Bank Select Register (BSR)") are used with the address to determine the complete 14-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFFL, include the entire 14-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

4.7.3 INDIRECT ADDRESSING

Indirect addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations which are to be read or written. Since the FSRs are themselves located in RAM as Special File Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for indirect addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 4-6.

EXAMPLE 4-6:

HOW TO CLEAR RAM (BANK 1) USING **INDIRECT ADDRESSING**

	LFSR	FSR0,	10 0h	;	
NEXT	CLRF	POSTIN	1C0	;	Clear INDF
				;	register then
				;	inc pointer
	BTFSS	FSROH,	1	;	All done with
				;	Bank1?
	BRA	NEXT		;	NO, clear next
CONTINUE				;	YES, continue

4.7.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. Each FSR pair holds a 14-bit value, therefore, the two upper bits of the FSRnH register are not used. The 14-bit FSR value can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers; they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses the data addressed by its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because indirect addressing uses a full 14-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

8.11 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. Oscillator start-up timer runs to completion (if required for selected oscillator source).
- 3. MCLR must be released (if enabled).

The total time out will vary based on oscillator configuration and Power-up Timer configuration. See Section 9.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator Start-up Timer will expire. Upon bringing MCLR high, the device will begin execution after 10 Fosc cycles (see Figure 8-4). This is useful for testing purposes or to synchronize more than one device operating in parallel.




FIGURE 8-4: RESET START-UP SEQUENCE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
I2C2TXIE	I2C2RXIE	DMA2AIE	DMA2ORIE	DMA2DCNTIE	DMA2SCNTIE	C2IE	INT1IE			
bit 7			•				bit (
Legend:										
R = Readab		W = Writable b	it	-	ented bit, read as					
u = Bit is und	changed	x = Bit is unkno	own	-n/n = Value at	POR and BOR/	/alue at all ot	her Resets			
'1' = Bit is se	et	'0' = Bit is clea	red							
bit 7		² C2 Transmit Int	errupt Enable b	it						
	1 = Enabled									
1.1.0	0 = Disable	_								
bit 6		² C2 Receive Inte	errupt Enable bi	t						
	1 = Enabled 0 = Disabled									
bit 5			rrupt Enable bit							
	DMA2AIE: DMA2 Abort Interrupt Enable bit 1 = Enabled									
	0 = Disabled									
bit 4	DMA2ORIE:	DMA2 Overrun	Interrupt Enabl	e bit						
	1 = Enabled									
	0 = Disabled									
bit 3	DMA2DCNT	DMA2DCNTIE: DMA2 Destination Count Interrupt Enable bit								
	1 = Enabled									
L:1 0	 0 = Disabled DMA2SCNTIE: DMA2 Source Count Interrupt Enable bit 									
bit 2	1 = Enabled		e Count Interru	pt Enable bit						
	0 = Disable									
bit 1		errupt Enable bi	t							
	1 = Enabled									
	0 = Disable	d								
bit 0	INT1IE: Exte	ernal Interrupt 1	Enable bit							
	1 = Enabled									
	0 = Disable	-1								

REGISTER 11-19: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5

REGISTER 11-36: IVTBASEU: INTERRUPT VECTOR TABLE BASE ADDRESS UPPER REGISTER

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	_	—			BASE<20:16>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 BASE<20:16>: Interrupt Vector Table Base Address bits

REGISTER 11-37: IVTBASEH: INTERRUPT VECTOR TABLE BASE ADDRESS HIGH REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
BASE<15:8>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 BASE<15:8>: Interrupt Vector Table Base Address bits

REGISTER 11-38: IVTBASEL: INTERRUPT VECTOR TABLE BASE ADDRESS LOW REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-0/0	R/W-0/0		
	BASE<7:0>								
bit 7							bit 0		
Legend:									

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 BASE<7:0>: Interrupt Vector Table Base Address bits

© 2016-2017 Microchip Technology Inc.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
WDTCON0	_	_	PS<4:0>				SEN	186	
WDTCON1	_		CS<2:0> —				WINDOW<2:0>		
WDTPSL		PSCNT<7:0>							188
WDTPSH	PSCNT<15:8>							188	
WDTTMR	WDTTMR<4:0> STATE PSCNT<17:16>							189	

Legend: x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by Windowed Watchdog Timer.

Example 14-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 14-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES<3:0>).

EQUATION 14-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	into ini. into i e i into zna into ze
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		$(ARG1L \bullet ARG2L)$

EXAMPLE 14-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L->
			; PRODH:PRODL
		PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
		ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H->
			; PRODH:PRODL
		PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
		ARG1L, W	
	MULWF	ARGZH	; ARG1L * ARG2H->
	NOTE	DDODT N	; PRODH:PRODL
		PRODL, W	; ; Add cross
		,	
		PRODH, W	; products
	CLRF	RES2, F	;
		RES3, F	,
	ADDWFC	RESS, F	,
;	MOVE	ARG1H, W	;
	MULWF	,	, ; ARG1H * ARG2L->
	1101101	111(021)	; PRODH: PRODL
	MOVE	PRODL, W	;
		RES1, F	; Add cross
		PRODH, W	; products
		RES2, F	;
	CLRF		;
	ADDWFC	RES3, F	;
	-		

Example 14-4 shows the sequence to do a 16 x 16 signed multiply. Equation 14-2 shows the algorithm used. The 32-bit result is stored in four registers (RES<3:0>). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 14-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

$RES3:RES0 = ARG1H:ARG1L \bullet ARG2H:ARG2L$
$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
$(ARG1H \bullet ARG2L \bullet 2^8) +$
$(ARG1L \bullet ARG2H \bullet 2^8) +$
$(ARG1L \bullet ARG2L) +$
$(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$
$(-1 \bullet ARG1H < 7 > \bullet ARG2H:ARG2L \bullet 2^{16})$

EXAMPLE 14-4: 16 x 16 SIGNED MULTIPLY ROUTINE

		INCE	
	MOVF	ARG1L, W	
	MULWF		; ARG1L * ARG2L ->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVEE	PRODL, RESO	;
;	110 1 1 1	110000, 11000	,
l '	MOVF	ARG1H, W	
	MULWF		; ARG1H * ARG2H ->
	MOLWE	ARGZII	; PRODH: PRODL
	MOVFF	PRODH, RES3	
	MOVEE		;
	MOVEE	PRODL, RES2	;
;	MOVE	ADC1T W	
	MOVE	ARG1L, W	• ADC11 * ADC211 >
	MULWF	ARGZH	; ARG1L * ARG2H ->
1	MOUTE	DDODI W	; PRODH:PRODL
1	MOVE	PRODL, W	;
	ADDWF	RES1, F	; Add cross
1	MOVE	PRODH, W RES2, F	; products
			;
	CLRF	WREG RES3, F	;
	ADDWF.C	RESJ, F	;
;		anotu	
		ARG1H, W	;
1	MULWF	ARG2L	; ARG1H * ARG2L ->
			; PRODH:PRODL
1	MOVF	PRODL, W	;
		RES1, F	; Add cross
	MOVF	PRODH, W	; products
1		RES2, F	;
1	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
1		ARG2H, 7	; ARG2H:ARG2L neg? ; no, check ARG1
	BRA	_	; no, check ARG1
	MOVF	ARG1L, W	;
	SUBWF	RES2	;
	MOVF	ARG1H, W	;
	SUBWFB	RES3	
;			
SIG	N_ARG1		
		ARG1H, 7	; ARG1H:ARG1L neg? ; no, done
	BRA		; no, done
	MOVF	ARG2L, W	;
	SUBWF	RES2	;
	MOVF	ARG2H, W	;
	SUBWFB	RES3	
;			
CON	r_code		
	:		


U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	SMT1MD	CLC4MD	CLC3MD	CLC2MD	CLC1MD	DSMMD
bit 7							bit
Legend:							
R = Readal	ole bit	W = Writable	oit	U = Unimplem	nented bit, read	l as '0'	
u = Bit is ur	nchanged	x = Bit is unkn	iown	-n/n = Value a	t POR and BO	R/Value at all o	ther Resets
'1' = Bit is s	et	'0' = Bit is clea	ared	q = Value dep	ends on condit	ion	
bit 7-6	Unimplemen	ted: Read as ')'				
bit 5	SMT1MD: Dis	able SMT1 Mc	dule bit				
		dule disabled					
	0 = SMT1 mo						
bit 4		able CLC4 Mo	dule bit				
	1 = CLC4 mc 0 = CLC4 mc						
bit 3		able CLC3 Mo	dule hit				
bit 5	1 = CLC3 mc						
	0 = CLC3 mc						
bit 2	CLC2MD: Dis	able CLC2 Mo	dule bit				
	1 = CLC2 mc	dule disabled					
	0 = CLC2 mc	dule enabled					
bit 1	CLC1MD: Dis	able CLC1 Mo	dule bit				
	1 = CLC1 mc						
	0 = CLC1 mc						
bit 0		able Data Signa	al Modulator bi	t			
	1 = DSM mod 0 = DSM mod						

REGISTER 21-7: PMD6: PMD CONTROL REGISTER 6

27.6.9 COUNTER MODE

This mode increments the timer on each pulse of the SMT1_signal input. This mode is asynchronous to the SMT clock and uses the SMT1_signal as a time source. The SMT1CPW register will be updated with the current SMT1TMR value on the rising edge of the SMT1WIN input. See Figure 27-18.

FIGURE 27-18: COUNTER MODE TIMING DIAGRAM



28.10 Auto-Shutdown

Auto-shutdown is a method to immediately override the CWG output levels with specific overrides that allow for safe shutdown of the circuit. The shutdown state can be either cleared automatically or held until cleared by software. The auto-shutdown circuit is illustrated in Figure 28-14.

28.10.1 SHUTDOWN

The shutdown state can be entered by either of the following two methods:

- Software generated
- External Input

28.10.1.1 Software Generated Shutdown

Setting the SHUTDOWN bit of the CWGxAS0 register will force the CWG into the shutdown state.

When the auto-restart is disabled, the shutdown state will persist as long as the SHUTDOWN bit is set.

When auto-restart is enabled, the SHUTDOWN bit will clear automatically and resume operation on the next rising edge event. The SHUTDOWN bit indicates when a shutdown condition exists. The bit may be set or cleared in software or by hardware.

28.10.1.2 External Input Source

External shutdown inputs provide the fastest way to safely suspend CWG operation in the event of a Fault condition. When any of the selected shutdown inputs goes active, the CWG outputs will immediately go to the specified override levels without software delay. The override levels are selected by the LSBD<1:0> and LSAC<1:0> bits of the CWGxAS0 register (Register). Several input sources can be selected to cause a shutdown condition. All input sources are active-low. The sources are:

- Pin selected by CWGxPPS
- Timer2 post-scaled output
- Timer4 post-scaled output
- Timer6 post-scaled output
- · Comparator 1 output
- · Comparator 2 output
- CLC2 output

Shutdown input sources are individually enabled by the ASxE bits of the CWGxAS1 register (Register 28-7).

Note: Shutdown inputs are level sensitive, not edge sensitive. The shutdown state cannot be cleared, except by disabling auto-shutdown, as long as the shutdown input level persists.

28.10.1.3 Pin Override Levels

The levels driven to the CWG outputs during an autoshutdown event are controlled by the LSBD<1:0> and LSAC<1:0> bits of the CWGxAS0 register (Register). The LSBD<1:0> bits control CWGxB/D output levels, while the LSAC<1:0> bits control the CWGxA/C output levels.

28.10.1.4 Auto-Shutdown Interrupts

When an auto-shutdown event occurs, either by software or hardware setting SHUTDOWN, the CWGxIF flag bit of the PIR7 register is set (Register 9-5).

28.11 Auto-Shutdown Restart

After an auto-shutdown event has occurred, there are two ways to resume operation:

- Software controlled
- Auto-restart

In either case, the shut-down source must be cleared before the restart can take place. That is, either the shutdown condition must be removed, or the corresponding ASxE bit must be cleared.

28.11.1 SOFTWARE-CONTROLLED RESTART

If the REN bit of the CWGxAS0 register is clear (REN = 0), the CWG module must be restarted after an auto-shutdown event through software.

Once all auto-shutdown sources are removed, the software must clear SHUTDOWN. Once SHUTDOWN is cleared, the CWG module will resume operation upon the first rising edge of the CWG data input.

Note: The SHUTDOWN bit cannot be cleared in software if the auto-shutdown condition is still present.

28.11.2 AUTO-RESTART

If the REN bit of the CWGxAS0 register is set (REN = 1), the CWG module will restart from the shutdown state automatically.

Once all auto-shutdown conditions are removed, the hardware will automatically clear SHUTDOWN. Once SHUTDOWN is cleared, the CWG module will resume operation upon the first rising edge of the CWG data input.

Note: The SHUTDOWN bit cannot be cleared in software if the auto-shutdown condition is still present.

30.2 FIXED DUTY CYCLE MODE

In Fixed Duty Cycle (FDC) mode, every time the accumulator overflows (NCO_overflow), the output is toggled. This provides a 50% duty cycle, provided that the increment value remains constant. For more information, see Figure 30-2.

PFM bit in the NCO1CON register.

30.3 PULSE FREQUENCY MODE

In Pulse Frequency (PF) mode, every time the Accumulator overflows, the output becomes active for one or more clock periods. Once the clock period expires, the output returns to an inactive state. This provides a pulsed output. The output becomes active on the rising clock edge immediately following the overflow event. For more information, see Figure 30-2.

The value of the active and inactive states depends on the polarity bit, POL in the NCO1CON register.

The PF mode is selected by setting the PFM bit in the NCO1CON register.

30.3.1 OUTPUT PULSE-WIDTH CONTROL

When operating in PF mode, the active state of the output can vary in width by multiple clock periods. Various pulse widths are selected with the PWS<2:0> bits in the NCO1CLK register.

When the selected pulse width is greater than the Accumulator overflow time frame, then DDS operation is undefined.

30.4 OUTPUT POLARITY CONTROL

The last stage in the NCO module is the output polarity. The POL bit in the NCO1CON register selects the output polarity. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition. The NCO output signal is available to most of the other peripherals available on the device.

30.5 Interrupts

When the accumulator overflows (NCO_overflow), the NCO Interrupt Flag bit, NCO1IF, of the PIR4 register is set. To enable the interrupt event (NCO_interrupt), the following bits must be set:

- EN bit of the NCO1CON register
- NCO1IE bit of the PIE4 register
- · GIE/GIEH bit of the INTCON0 register

The interrupt must be cleared by software by clearing the NCO1IF bit in the Interrupt Service Routine.

30.6 Effects of a Reset

All of the NCO registers are cleared to zero as the result of a Reset.

30.7 Operation in Sleep

The NCO module operates independently from the system clock and will continue to run during Sleep, provided that the clock source selected remains active.

The HFINTOSC remains active during Sleep when the NCO module is enabled and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the NCO clock source, when the NCO is enabled, the CPU will go idle during Sleep, but the NCO will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

FIGURE 34-7: CLOCKING DETAIL-MASTER MODE, CKE/SMP = 0/0





FIGURE 34-8: CLOCKING DETAIL - MASTER MODE, CKE/SMP = 1/1






35.0 I²C MODULE

The device has two dedicated, independent I²C modules. Figure 35-1 is a block diagram of the I²C interface module. The figure shows both the Master and Slave modes together.





REGISTER 38-15: ADCNT: ADC REPEAT COUNTER REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
			CNT	<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown			iown	-n/n = Value a	at POR and BC	R/Value at all	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared					

bit 7-0 **CNT<7:0>**: ADC Repeat Count bits Determines the number of times that the ADC is triggered before the threshold is checked when the computation is Low-pass Filter, Burst Average, or Average modes. See Table 38-2 for more details.

REGISTER 38-16: ADFLTRH: ADC FILTER HIGH BYTE REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x			
	FLTR<15:8>									
bit 7							bit 0			

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **FLTR<15:8>**: ADC Filter Output Most Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Low-pass Filter.

REGISTER 38-17: ADFLTRL: ADC FILTER LOW BYTE REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x			
	FLTR<7:0>									
bit 7		bit 7 bit								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **FLTR<7:0>**: ADC Filter Output Least Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Low-pass Filter.

© 2016-2017 Microchip Technology Inc.

CPF	SEQ	Compare	f with W, sk	ip if f = W	CPF	SGT	Compare	f with W, sk	kip if f > W
Synta	ax:	CPFSEQ	f {,a}		Synt	ax:	CPFSGT	f {,a}	
Oper	ands:	$0 \leq f \leq 255$			Oper	rands:	$0 \le f \le 255$		
		a ∈ [0,1]					a ∈ [0,1]		
Oper	ation:	(f) - (W),			Oper	Operation:			
		skip if (f) =	· ·				skip if (f) >	· · /	
		(unsigned c	omparison)				(unsigned o	comparison)	
Statu	s Affected:	None			Statu	is Affected:	None		
Enco	ding:	0110	001a ffi	ff ffff	Enco	oding:	0110	010a ff:	ff ffff
Desc	ription:	•	he contents of	•	Desc	cription:	Compares	the contents of	f data memory
			o the contents					o the contents	
			an unsigned s en the fetched					an unsigned s	
			nd a NOP is ex					WREG, then	eater than the
		instead, ma	king this a 2-c	ycle				s discarded a	
		instruction.						stead, making	this a
			he Access Bar ne BSR is use				2-cycle inst		nk is selected.
		GPR bank.	IE DOK IS USE				,		d to select the
		If 'a' is '0' a	nd the extende	ed instruction			GPR bank.		
			ed, this instruc	•			lf 'a' is '0' a	nd the extende	ed instruction
			Literal Offset A	-				,	ction operates
			ever f ≤ 95 (5F "Byte-Oriente					Literal Offset A	Addressing Fh). See Sec-
			structions in					"Byte-Orient	
		eral Offset	Mode" for det	tails.			Oriented Ir	nstructions in	Indexed Lit-
Word	ls:	1					eral Offset	Mode" for de	tails.
Cycle	es:	1(2)			Word	ds:	1		
			cles if skip an		Cycle	es:	1(2)		
		by a	a 2-word instru	iction.				cles if skip and	
QC	ycle Activity:						by a	2-word instru	cuon.
	Q1	Q2	Q3	Q4	QC	ycle Activity:	00	00	0.4
	Decode	Read register 'f'	Process Data	No operation		Q1 Decode	Q2 Read	Q3 Process	Q4 No
lf sk	in [.]	register i	Dala	operation		Decoue	register 'f'	Data	operation
II OK	Q1	Q2	Q3	Q4	lf sk	kip:	. oglotor .	Duiu	opolation
	No	No	No	No		Q1	Q2	Q3	Q4
	operation	operation	operation	operation		No	No	No	No
lf sk	ip and followe	d by 2-word in	struction:			operation	operation	operation	operation
	Q1	Q2	Q3	Q4	lf sk		d by 2-word in		<u>.</u>
	No operation	No	No	No operation		Q1 No	Q2 No	Q3 No	Q4 No
	No	operation No	operation No	No		operation	operation	operation	operation
	operation	operation	operation	operation		No	No	No	No
						operation	operation	operation	operation
Exan	<u>npie</u> :	HERE NEOUAL	CPFSEQ REG	, 0					
		EQUAL	:		Exar	nple:	HERE	CPFSGT RE	EG, 0
	Before Instruc	tion					NGREATER GREATER	:	
	PC Addr		RE			Before Instruc		·	
	W	= ?				PC		dress (HERE)
	REG	= ?				W	= ?		,
	After Instructio					After Instruction	on		
	If REG PC	= W; = Ad	dress (EQUA:	г)		If REG	> W;		
	If REG	= Au ≠ W;		□)		PC	= Ad	dress (GREA	TER)
	PC	,	dress (NEQU	AL)		If REG	≤ W;		3 m = D '
						PC	= Ad	dress (NGRE	ATER)

PIC18(L)F24/25K42

	SLT	Compare f with W, skip if f < W							
Synta	ax:	CPFSLT f	{,a}						
Opera	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$							
Opera	ation:		(f) – (W), skip if (f) < (W) (unsigned comparison)						
Statu	s Affected:	None							
Enco	ding:	0110	000a fff	ff ffff					
Desc	ription:	location 'f' tr performing If the content contents of instruction i executed in 2-cycle instru If 'a' is '0', th	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the CBR bank						
Word	s:	1							
Cycle	es:	1(2)	1(2)						
5			ycles if skip ar						
		by	a 2-word instru	uction.					
QC	ycle Activity:			<u></u>					
I	Q1 Decode	Q2	Q3	Q4 No					
	Decode	Read register 'f'	Process Data	operation					
lf ski	ip:	109.000	Bata	oporation					
	Q1	Q2	Q3	Q4					
	No	No	No						
	operation		INO	No					
	operation	operation	operation	No operation					
lf sk	•	operation d by 2-word in:	operation						
lf ski	ip and followe Q1	d by 2-word in: Q2	operation struction: Q3	operation Q4					
lf ski	ip and followed Q1 No	d by 2-word in: Q2 No	operation struction: Q3 No	operation Q4 No					
lf ski	ip and followed Q1 No operation	d by 2-word in: Q2 No operation	operation struction: Q3 No operation	Operation Q4 No Operation					
lf ski	ip and followed Q1 No operation No	d by 2-word in: Q2 No operation No	operation struction: Q3 No operation No	operation Q4 No operation No					
lf ski	ip and followed Q1 No operation	d by 2-word in: Q2 No operation	operation struction: Q3 No operation	Operation Q4 No Operation					
lf ski Exam	Q1 No operation No operation	d by 2-word in: Q2 No operation No operation HERE NLESS	operation struction: Q3 No operation No operation	Q4 No operation No operation					
Exam	Q1 No operation No operation	d by 2-word ins Q2 No operation No operation HERE NLESS	operation struction: Q3 No operation No operation	Q4 No operation No operation					
Exam	p and follower Q1 No operation No operation nple: Before Instruc PC	d by 2-word ins Q2 No operation No operation HERE LESS tion = Ad	operation struction: Q3 No operation No operation	operation Q4 No operation No operation					
Exam	Approximation of the second se	d by 2-word ins Q2 No operation No operation HERE NLESS LESS tion = Ad = ?	operation struction: Q3 No operation No operation	operation Q4 No operation No operation					
Exam	After Instruction	d by 2-word ins Q2 No operation No operation HERE LESS tion = Ad = ?	operation struction: Q3 No operation No operation	operation Q4 No operation No operation					
Exam	Approximation of the second se	d by 2-word ins Q2 No operation No operation HERE LESS tion = Ad = ? on < W;	operation struction: Q3 No operation No operation	operation Q4 No operation No operation					
Exam	p and follower Q1 No operation No operation nple: Before Instruct PC W After Instruction If REG	d by 2-word ins Q2 No operation No operation HERE LESS tion = Ad = ? on < W;	operation struction: Q3 No operation No operation CPFSLT REG,	operation Q4 No operation No operation					

DAW			Decimal Adjust W Register				
Syntax:			AW				
Opera	nds:	Ν	one				
Operation:		(V el	[W<3:0> : V<3:0>) + se V<3:0>) -	$6 \rightarrow W$	<3:0>;] the	en
		(۱ el	If $[W<7:4> + DC > 9]$ or $[C = 1]$ then $(W<7:4>) + 6 + DC \rightarrow W<7:4>$; else $(W<7:4>) + DC \rightarrow W<7:4>$				
Status	Affected:	С					
Encod	ling:		0000	0000	000	00	0111
Description:		in al	g from the	e earlier in pack	additio ed BC	on of D fo	rmat) and
Words	:	1					
Cycles	S:	1					
Q Cy	cle Activity:						
	Q1		Q2	Q	3		Q4
	Decode		Read gister W	Proce Dat			Write W
Exam	<u>ole1</u> :						
		D	AW				
В	Sefore Instruc	tion					
	W C DC	= = =	A5h 0 0				
А	fter Instructio		0.51				
Exam	W C DC ble <u>2</u> :	= = =	05h 1 0				
В	Sefore Instruc	tion					
А	W C DC after Instructio	= = = on	CEh 0 0				
	W C DC	= = =	34h 1 0				

DCF	SNZ	Decremer	nt f, skip if n	ot 0		
Synta	ax:	DCFSNZ	f {,d {,a}}			
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	d ∈ [0,1]			
Oper	Operation: $(f) - 1 \rightarrow dest,$ skip if result $\neq 0$					
Statu	s Affected:	None				
Enco	ding:	0100	11da fff	f ffff		
Desc	Scription: The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 43.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Addressing					
Word		eral Offset	Mode" for det	alis.		
Cycle	es:	1(2) Note: 3 d	cycles if skip a a 2-word instr			
QC	ycle Activity:	00	00	04		
	Q1 Decode	Q2 Read	Q3 Process	Q4 Write to		
	Decode	register 'f'	Data	destination		
lf sk	ip:					
	Q1	Q2	Q3	Q4		
	No operation	No operation	No operation	No		
lfsk	ip and followed		•	operation		
ii on	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
	No	No	No	No		
	operation	operation	operation	operation		
<u>Exan</u>		ZERO NZERO	:	IP, 1, 0		
	Before Instruc TEMP After Instructic TEMP If TEMP	= on = =	? TEMP – 1, 0;			
	PC If TEMP PC	= ≠ =	0;	ZERO) NZERO)		

GOTO	`	Uncondi	tional P	ranah		
	-		Unconditional Branch			
Syntax		GOTO k				
Opera	nds:	$0 \le k \le 10^{4}$	48575			
Opera	tion:	$k \rightarrow PC<2$	0:1>			
Status	Affected:	None				
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)		1110 1111	1111 k ₁₉ kkk	k ₇ kk} kkkk	Ŭ	
Descri	ption:	anywhere 2-Mbyte m value 'k' is GOTO is a	GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a 2-cycle instruction.			
Words	:	2	2			
Cycles	3:	2				
Q Cy	cle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'k'<7:0>,	No opera	tion	Read literal 'k'<19:8>, <i>N</i> rite to PC	
	No	No	No		No	
	operation	operation	opera	tion	operation	
Example: GOTO THERE After Instruction PC = Address (THERE)						

a o	yolo / totivity.			
	Q1	Q2	Q3	Q4
	Decode	Read	Process	Write to
		register 'f'	Data	destination
lf sk	ip:			
	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
lf sk	ip and followed	d by 2-word in	struction:	
	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
	No	No	No	No
	operation	operation	operation	operation
Exan	<u>nple</u> :	HERE I ZERO : NZERO :	DCFSNZ TEM :	P, 1, 0
	Before Instruc	tion =		
	TEMP		?	
After Instruction				
	TEMP If TEMP	=	TEMP – 1, 0:	
PC		=	Address (2	ERO)
If TEMP PC		≠ =	0; Address (1)	IZERO)
	10		, 1001000 (1	

PIC18(L)F24/25K42

INFS	SNZ	Incremen	t f, skip if no	ot 0			
Synta	ax:	INFSNZ f	{,d {,a}}				
Oper	ands:	$0 \le f \le 255$					
		$d \in \llbracket 0,1 \rrbracket$	d ∈ [0,1]				
-		a ∈ [0,1]					
Oper	ation:	(f) + 1 \rightarrow de skip if resul					
Statu	s Affected:	None					
Enco	ding:	0100	0100 10da ffff ffff				
Desc	ription:	The conten	The contents of register 'f' are				
 incremented. If 'd' is '0', the result i placed in W. If 'd' is '1', the result i placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched discarded and a NOP is executed instead, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selet If 'a' is '1', the BSR is used to seled GPR bank. If 'a' is '0' and the extended instruction ope in Indexed Literal Offset Addressim mode whenever f ≤ 95 (5Fh). See tion 43.2.3 "Byte-Oriented and E Oriented Instructions in Indexed ceral Offset Mode" for details. Words: 				he result is e result is (default). hext dy fetched, is kecuted le hk is selected. d to select the ed instruction operates addressing Fh). See Sec- ed and Bit- Indexed Lit-			
Cycle	es:	1(2) Note: 3 (voles if skin a	nd followed			
Note: 3 cycles if skip and followed by a 2-word instruction.							
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	Write to			
		register 'f'	Data	destination			
lf sk	ip:						
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
lf sk	ip and followe	d by 2-word in	struction:				
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exan</u>	nple:	HERE I ZERO NZERO	ZERO				
	Before Instruc PC	= Address					
	After Instructio		4				
	REG If REG	= REG + [*] ≠ 0;	1				
	PC	= Address	(NZERO)				
	If REG PC	= 0; = Address	(ZERO)				
	.0	71001000	(2000)				

IOR	LW	Inclusiv	e OR lite	ral wi	th \	N	
Synta	ax:	IORLW I	<				
Oper	ands:	$0 \le k \le 25$	$0 \le k \le 255$				
Oper	ation:	(W) .OR.	$k \rightarrow W$				
Statu	s Affected:	N, Z					
Enco	ding:	0000	1001	kkk	k	kkkk	
Description:			The contents of W are ORed with the 8- bit literal 'k'. The result is placed in W.				
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q	3		Q4	
	Decode	Read literal 'k'	Proce Dat		Wr	ite to W	
			-				
Example:		IORLW	35h				
Before Instruction		tion					
	W	= 9Ah					

BFh

=

After Instruction W

© 2016-2017 Microchip Technology Inc.

PIC18(L)F24/25K42

IORWF	Inclusive	OR W v	vith f		
Syntax:	IORWF f	{,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]			
Operation:	(W) .OR. (f)	\rightarrow dest			
Status Affected:	N, Z				
Encoding:	0001	00da	ffff	ffff	
Description:	'0', the result is (default). If 'a' is '0', th If 'a' is '1', th GPR bank. If 'a' is '0' an set is enabl in Indexed I mode when tion 43.2.3 Oriented In eral Offset	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proce Data		Write to estination	
Example: IORWF RESULT, 0, 1 Before Instruction					

LFS	R	Load FS	R					
Synta	ax:	LFSR f, k	LFSR f, k					
Operands:		$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 16 \end{array}$	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 16383 \end{array}$					
Oper	ation:	$k\toFSRf$						
Statu	s Affected:	None						
Enco	ding:	1110 1111	1110 0000	00k ₁₃ k k ₇ kkk	kkkk kkkk			
Description:			The 14-bit literal 'k' is loaded into the File Select Register pointed to by 'f'.					
Word	ls:	2	2					
Cycle	es:	2	2					
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'k' MSB	Proce Data	a li	Write teral 'k' MSB to FSRfH			
	Decode	Read literal 'k' LSB	Proce Data		rite literal to FSRfL			

Example: LFSR 2, 3ABh

After Instruction		
FSR2H FSR2L	= =	03h ABh

Before Instructi	on	
RESULT	=	13h
W	=	91h
After Instruction	า	
RESULT	=	13h
W	=	93h

45.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- · Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

45.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

45.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

45.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]