

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf25k42-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

8.11.1 MEMORY EXECUTION VIOLATION

If the CPU executes outside the valid execution area, a memory execution violation reset occurs.

The invalid execution areas are:

- 1. Addresses outside implemented program memory (see Table 5-1).
- 2. Storage Area Flash (SAF) inside program memory, if it is enabled.

When a memory execution violation is generated, flag MEMV is cleared in PCON1 (Register 8-3) to signal the cause of Reset. It needs to be set in the user code after a memory execution violation Reset has occurred to detect further violation Resets.

8.12 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON0 registers are updated to indicate the cause of the Reset. Table 8-3 shows the Reset conditions of these registers.

Condition	Program Counter	STATUS Register ^(1,2)	PCON0 Register	PCON1 Register
Power-on Reset	0	-110 0000	0011 110x	1-
Brown-out Reset	0	-110 0000	0011 11u0	1-
MCLR Reset during normal operation	0	-uuu uuuu	uuuu Ouuu	u-
MCLR Reset during Sleep	0	-10u uuuu	uuuu Ouuu	u-
WDT Time-out Reset	0	-Ouu uuuu	uuu0 uuuu	u-
WWDT Window Violation Reset	0	-uuu uuuu	uu0u uuuu	u-
RESET Instruction Executed	0	-uuu uuuu	uuuu u0uu	u-
Stack Overflow Reset (STVREN = 1)	0	-uuu uuuu	luuu uuuu	u-
Stack Underflow Reset (STVREN = 1)	0	-uuu uuuu	uluu uuuu	u-
Memory Violation Reset	0	-uuu uuuu	uuuu uuuu	0-

TABLE 8-3: RESET CONDITION FOR SPECIAL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: If a Status bit is not implemented, that bit will be read as '0'.

2: Status bits Z, C, DC are reset by POR/BOR, but not defined by the Resets module (Register 4-2).

10.1 Clock Source

The input to the reference clock output can be selected using the CLKRCLK register.

10.1.1 CLOCK SYNCHRONIZATION

Once the reference clock enable (EN) is set, the module is ensured to be glitch-free at start-up.

When the reference clock output is disabled, the output signal will be disabled immediately.

Clock dividers and clock duty cycles can be changed while the module is enabled, but glitches may occur on the output. To avoid possible glitches, clock dividers and clock duty cycles should be changed only when the CLKREN is clear.

10.2 Programmable Clock Divider

The module takes the clock input and divides it based on the value of the DIV<2:0> bits of the CLKRCON register (Register 10-1).

The following configurations can be made based on the DIV<2:0> bits:

- · Base Fosc value
- · Fosc divided by 2
- Fosc divided by 4
- Fosc divided by 8
- Fosc divided by 16
- Fosc divided by 32
- Fosc divided by 64
- Fosc divided by 128

The clock divider values can be changed while the module is enabled; however, in order to prevent glitches on the output, the DIV<2:0> bits should only be changed when the module is disabled (EN = 0).

10.3 Selectable Duty Cycle

The DC<1:0> bits of the CLKRCON register can be used to modify the duty cycle of the output clock. A duty cycle of 25%, 50%, or 75% can be selected for all clock rates, with the exception of the undivided base Fosc value.

The duty cycle can be changed while the module is enabled; however, in order to prevent glitches on the output, the DC<1:0> bits should only be changed when the module is disabled (EN = 0).

Note: The DC1 bit is reset to '1'. This makes the default duty cycle 50% and not 0%.

10.4 Operation in Sleep Mode

The reference clock output module clock is based on the system clock. When the device goes to Sleep, the module outputs will remain in their current state. This will have a direct effect on peripherals using the reference clock output as an input signal. No change should occur in the module from entering or exiting from Sleep.

11.4.1 SERVING A HIGH OR LOW PRIORITY INTERRUPT WHEN MAIN ROUTINE CODE IS EXECUTING

When a high or low priority interrupt is requested when the main routine code is executing, the main routine execution is halted and the ISR is addressed, see Figure 11-2. Upon a return from the ISR (by executing the RETFIE instruction), the main routine resumes execution.

FIGURE 11-2: INTERRUPT EXECUTION: HIGH/LOW PRIORITY INTERRUPT WHEN EXECUTING MAIN ROUTINE



R/W/HS-0/0	R/W/HS-0/0	U-0	U-0	U-0	U-0	U-0	U-0
TMR5GIF	TMR5IF	—	—	—	_	—	—
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
u = Bit is uncha	u = Bit is unchanged x = Bit is unknown		nown	-n/n = Value at POR and BOR/Value at all other Resets			
'1' = Bit is set		'0' = Bit is clea	ared	HS = Bit is set in hardware			
bit 7	TMR5GIF: TN	/IR5 Gate Inter	rupt Flag bit				
	 1 = Interrupt has occurred (must be cleared by software) 0 = Interrupt event has not occurred 						
bit 6	bit 6 TMR5IF: TMR5 Interrupt Flag bit						
1 = Interrupt has occurred (must be cleared by software)							
	0 – Interrupt event has not occurred						

REGISTER 11-11: PIR8: PERIPHERAL INTERRUPT REGISTER 8

bit 5-0 Unimplemented: Read as '0'

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 11-12: PIR9: PERIPHERAL INTERRUPT REGISTER 9

U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
—	—	—	-	CLC3IF	CWG3IF	CCP3IF	TMR6IF
bit 7							bit 0

Legend:				
R = Read	able bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is u	unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets	
'1' = Bit is	set	'0' = Bit is cleared		
bit 7-4	Unimplemer	nted: Read as '0'		
bit 3	CLC3IF: CLC	C3 Interrupt Flag bit		
	1 = Interrupt	has occurred (must be o	cleared by software)	
	0 = Interrupt	event has not occurred		
bit 2	CWG3IF: CV	VG3 Interrupt Flag bit		
	1 = Interrupt	has occurred (must be o	cleared by software)	
	0 = Interrupt	event has not occurred		
bit 1	CCP3IF: CCI	P3 Interrupt Flag bit		
	1 = Interrupt	has occurred (must be o	cleared by software)	
	0 = Interrupt event has not occurred			
bit 0	TMR6IF: TM	R6 Interrupt Flag bit		
1 = Interrupt has occurred (must be			cleared by software)	
	0 = Interrupt	event has not occurred		
Note:	Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its correspondent of the state of the state of its correspondent of the state of its correspondent of the state of the state of its correspondent of the state of t			

prior to enabling an interrupt.

13.1 Independent Clock Source

The WWDT can derive its time base from either the 31 kHz LFINTOSC or 31.25 kHz MFINTOSC internal oscillators, depending on the value of WDTE<1:0> Configuration bits.

If WDTE = 2'blx, then the clock source will be enabled depending on the WDTCCS<2:0> Configuration bits.

If WDTE = 2'b01, the SEN bit should be set by software to enable WWDT, and the clock source is enabled by the CS bits in the WDTCON1 register.

Time intervals in this chapter are based on a minimum nominal interval of 1 ms. See Section 46.0 "Electrical Specifications" for LFINTOSC and MFINTOSC tolerances.

13.2 WWDT Operating Modes

The Windowed Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 13-1.

13.2.1 WWDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WWDT is always on.

WWDT protection is active during Sleep.

13.2.2 WWDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WWDT is on, except in Sleep.

WWDT protection is not active during Sleep.

13.2.3 WWDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WWDT is controlled by the SEN bit of the WDTCON0 register.

WWDT protection is unchanged by Sleep. See Table 13-1 for more details.

TABLE 13-1:	WWDT	OPERATING	MODES
-------------	------	-----------	-------

WDTE<1:0>	SEN	Device Mode	WWDT Mode
11	Х	Х	Active
1.0	37	Awake	Active
10	Х	Sleep	Disabled
0.1	1	Х	Active
UI	0	Х	Disabled
00	Х	Х	Disabled

13.3 Time-out Period

If the WDTCPS<4:0> Configuration bits default to 5'b11111, then the PS bits of the WDTCON0 register set the time-out period from 1 ms to 256 seconds (nominal). If any value other than the default value is assigned to WDTCPS<4:0> Configuration bits, then the timer period will be based on the WDTCPS<4:0> bits in the CONFIG3L register. After a Reset, the default time-out period is 2s.

13.4 Watchdog Window

The Windowed Watchdog Timer has an optional Windowed mode that is controlled by the WDTCWS<2:0> Configuration bits and WINDOW<2:0> bits of the WDTCON1 register. In the Windowed mode, the CLRWDT instruction must occur within the allowed window of the WDT period. Any CLRWDT instruction that occurs outside of this window will trigger a window violation and will cause a WWDT Reset, similar to a WWDT time out. See Figure 13-2 for an example.

The window size is controlled by the WINDOW<2:0> Configuration bits, or the WINDOW<2:0> bits of WDTCON1, if WDTCWS<2:0> = 111.

The five Most Significant bits of the WDTTMR register are used to determine whether the window is open, as defined by the WINDOW<2:0> bits of the WDTCON1 register.

In the event of a <u>window</u> violation, a Reset will be generated and the WDTWV bit of the PCON0 register will be cleared. This bit is set by a POR or can be set in firmware.

13.5 Clearing the WWDT

The WWDT is cleared when any of the following conditions occur:

- Any Reset
- Valid CLRWDT instruction is executed
- Device enters Sleep
- Exit Sleep by Interrupt
- WWDT is disabled
- Oscillator Start-up Timer (OST) is running
- Any write to the WDTCON0 or WDTCON1
 registers

13.5.1 CLRWDT CONSIDERATIONS (WINDOWED MODE)

When in Windowed mode, the WWDT must be armed before a CLRWDT instruction will clear the timer. This is performed by reading the WDTCON0 register. Executing a CLRWDT instruction without performing such an arming action will trigger a window violation regardless of whether the window is open or not.

See Table 13-2 for more information.

16.2 CRC Functional Overview

The CRC module can be used to detect bit errors in the program memory using the built-in memory scanner or through user input RAM memory. The CRC module can accept up to a 16-bit polynomial with up to a 16-bit seed value. A CRC calculated check value (or checksum) will then be generated into the CRCACC<15:0> registers for user storage. The CRC module uses an XOR shift register implementation to perform the polynomial division required for the CRC calculation.

EXAMPLE 16-1: CRC EXAMPLE





FIGURE 23-7:	TIMER1/3/5 GATE SINC	GLE-PULSE AND TOGGLE COM	IBINED MODE
TMRxGE			
TxGPOL			
TxGSPM			
TxGTM			
TxGG <u>O/</u> DONE	✓ Set by software Counting enabled of	on	Cleared by hardware on falling edge of TxGVAL
TxG_IN	rising edge of TxG		
TxCKI			
TxGVAL			
TIMER1/3/5	Ν	<u>N+1</u> <u>N+2</u> <u>N+3</u> <u>N+4</u>	
TMRxGIF	- Cleared by software	Set by hardware on falling edge of TxGVAL —→	Cleared by software

23.11 Peripheral Module Disable

When a peripheral module is not used or inactive, the module can be disabled by setting the Module Disable bit in the PMD registers. This will reduce power consumption to an absolute minimum. Setting the PMD bits holds the module in Reset and disconnects the module's clock source. The Module Disable bits for Timer1 (TMR1MD), Timer3 (TMR3MD) and Timer5 (TMR5MD) are in the respective PMD registers. See **Section 21.0 "Peripheral Module Disable (PMD)"** for more information.

24.5 Operation Examples

Unless otherwise specified, the following notes apply to the following timing diagrams:

- Both the prescaler and postscaler are set to 1:1 (both the CKPS and OUTPS bits in the T2CON register are cleared).
- The diagrams illustrate any clock except FOSC/4 and show clock-sync delays of at least two full cycles for both ON and T2TMR_ers. When using FOSC/4, the clock-sync delay is at least one instruction period for T2TMR_ers; ON applies in the next instruction period.
- ON and T2TMR_ers are somewhat generalized, and clock-sync delays may produce results that are slightly different than illustrated.
- The PWM Duty Cycle and PWM output are illustrated assuming that the timer is used for the PWM function of the CCP module as described in Section
 25.0 "Capture/Compare/PWM Module" and Section 26.0 "Pulse-Width Modulation (PWM)". The signals are not a part of the T2TMR module.

24.5.10 LEVEL-TRIGGERED HARDWARE LIMIT ONE-SHOT MODES

The Level Triggered Hardware Limit One-Shot modes hold the timer in Reset on an external Reset level and start counting when both the ON bit is set and the external signal is not at the Reset level. If one of either the external signal is not in reset or the ON bit is set then the other signal being set/made active will start the timer. Reset levels are selected as follows:

- Low reset level (MODE<4:0> = 10110)
- High reset level (MODE<4:0> = 10111)

When the timer count matches the T2PR period count, the timer is reset and the ON bit is cleared. When the ON bit is cleared by either a T2PR match or by software control the timer will stay in Reset until both the ON bit is set and the external signal is not at the Reset level.

When Level Triggered Hardware Limit One-Shot modes are used in conjunction with the CCP PWM operation the PWM drive goes active with either the external signal edge or the setting of the ON bit, whichever of the two starts the timer.

FIGURE 24-13: LEVEL-TRIGGERED HARDWARE LIMIT ONE-SHOT MODE TIMING DIAGRAM (MODE = 10110)

море	0b10110
TMRx_clk	
TxPR	5
Instruction ⁽¹⁾ -	(BSF) (BSF) (BSF)
ON _	
TMRx_ers_	
TxTMR	$0 \qquad \begin{pmatrix} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 0 \\ 1 \\ 2 \\ 3 \\ 0 \\ 1 \\ 2 \\ 3 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 0 \\ 1 \\ 2 \\ 3 \\ 1 \\ 2 \\ 3 \\ 1 \\ 2 \\ 3 \\ 1 \\ 2 \\ 2$
TMRx_postscaled _	
PWM Duty Cycle	'D3
PWM Output	
١	Note 1: BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.

25.4.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for standard PWM operation:

- Use the desired output pin RxyPPS control to select CCPx as the source and disable the CCPx pin output driver by setting the associated TRIS bit.
- 2. Load the T2PR register with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- 4. Load the CCPRxL register, and the CCPRxH register with the PWM duty cycle value and configure the FMT bit of the CCPxCON register to set the proper register alignment.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the respective PIR register. See Note below.
 - Select the timer clock source to be as Fosc/4 using the T2CLK register. This is required for correct operation of the PWM module.
 - Configure the CKPS bits of the T2CON register with the Timer prescale value.
 - Enable the Timer by setting the ON bit of the T2CON register.
- 6. Enable PWM output pin:
 - Wait until the Timer overflows and the TMR2IF bit of the PIR4 register is set. See Note below.
 - Enable the CCPx pin output driver by clearing the associated TRIS bit.

Note: In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

25.4.3 TIMER2 TIMER RESOURCE

The PWM standard mode makes use of the 8-bit Timer2 timer resources to specify the PWM period.

25.4.4 PWM PERIOD

The PWM period is specified by the T2PR register of Timer2. The PWM period can be calculated using the formula of Equation 25-1.

EQUATION 25-1: PWM PERIOD

 $PWM Period = [(T2PR) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 Prescale Value)

Note 1: Tosc = 1/Fosc

When T2TMR is equal to T2PR, the following three events occur on the next increment cycle:

- T2TMR is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is transferred from the CCPRxL/H register pair into a 10-bit buffer.

Note: The Timer postscaler (see Section 24.3 "External Reset Sources") is not used in the determination of the PWM frequency.

REGISTER 33-10: UxRXB: UART RECEIVE REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
			RXI	B<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable bit		U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unknow	vn	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cleare	d				

bit 7-0 **RXB<7:0>:** Top of Receive Buffer

REGISTER 33-11: UxTXB: UART TRANSMIT REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TXB<7:0>							
bit 7 b						bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TXB<7:0>: Bottom of Transmit Buffer

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
			TXCH	IK<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	W = Writable bit		U = Unimplemented bit, read as '0'			
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all c	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared					
bit 7-0	TXCHK<7:0	>: Checksum ca	Iculated from	TX bytes				

REGISTER 33-18: UxTXCHK: UART TRANSMIT CHECKSUM RESULT REGISTER

bit 7-0	TXCHK<7:0>: Checksum calculated from TX bytes
	LIN mode and COEN = 1:
	Sum of all transmitted bytes including PID
	LIN mode and COEN = 0:
	Sum of all transmitted bytes except PID
	All other modes and COEN = 1:
	Sum of all transmitted bytes since last clear
	All other modes and COEN = 0:
	Not used

REGISTER 33-19 UXRXCHK: UART RECEIVE CHECKSUM RESULT REGISTER

ILE OID I EIL OI	5 10. OXIO				LOOFINEO	STER	
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			RXCH	K<7:0>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0
RXCHK<7:0>: Checksum calculated from RX bytes
LIN mode and COEN = 1:
Sum of all received bytes including PID
LIN mode and COEN = 0:
Sum of all received bytes except PID
All other modes and COEN = 1:
Sum of all received bytes since last clear
All other modes and COEN = 0:
Not used

© 2016-2017 Microchip Technology Inc.

34.2 SPI REGISTERS

- SPI Interrupt Flag Register (SPIxINTF)
- SPI Interrupt Enable Register (SPIxINTE)
- SPI Byte Count High and Low Registers (SPIxTCTH/L)
- SPI Bit Count Register (SPIxTWIDTH)
- SPI Baud Rate Register (SPIxBAUD)
- SPI Control Register 0 (SPIxCON0)
- SPI Control Register 1 (SPIxCON1)
- SPI Control Register 2 (SPIxCON2)
- SPI FIFO Status Register (SPIxSTATUS)
- SPI Receiver Buffer Register (SPIxRB)
- SPI Transmit Buffer Register (SPIxTB)
- SPI Clock Select Register (SPIxCLKSEL)

SPIxCON0, SPIxCON1, and SPIxCON2 are control registers for the SPI module.

SPIxSTATUS contains several Status bits that indicate the status of both the SPI module and the receive and transmit FIFOs.

SPIxBAUD and SPIxCLKSEL control the baud rate generator of the SPI module when in Master mode. The SPIxCLKSEL selects the clock source that is used. The SPIxBAUD configures the clock divider used on that clock. More information on the baud rate generator is available in Section 34.5.6 "Master Mode SPI Clock Configuration"."

SPIxTxB and SPIxRxB are the transmit and receive buffer registers used to send and receive data on the SPI bus. They both offer indirect access to shift registers that are used for shifting the data in and out. Both registers access the two-byte FIFOs, allowing for multiple transmissions/receptions to be stored between software transfers the data.

The SPIxTCTH:L register pair either count or control the number of bits or bytes in a data transfer. When BMODE = 1, the SPIxTCT value signifies bytes and the SPIxTWIDTH value signifies the number of bits in a byte. When BMODE = 0, the SPIxTCT value is concatenated with the SPIxTWIDTH register to signify bits. In Master Receive-only mode (TXR = 0 and RXR = 1), the data transfer is initiated by writing SPIxTCT with the desired bit or byte value to transfer. In Master Transmit mode (TXR = 1), the data transfer is initiated by writing the SPIxTxB register, in which case the SPIxTCT is a down counter for the bits or bytes transferred.

The SPIxINTF and SPIxINTE are the flags and enables, respectively, for SPI-specific interrupts. They are tied to the SPIxIF flag and SPIxIE enable in the PIR and PIE registers, which is triggered when any interrupt contained in the SPIxINTF/SPIxINTE registers is triggered. The PIR/PIE registers also contain SPIxTXIF/SPIxTXIE bits, which are the interrupt flag and enable for the SPI Transmit Interrupt, as well as the SPIxRXIF/SPIxRXIE bits, which are the interrupt flag and enable for the SPI Receive Interrupt.

36.3 Register Definitions: FVR Control

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
EN	RDY ⁽¹⁾	TSEN ⁽³⁾	TSRNG ⁽³⁾	CDAF	/R<1:0>	ADFVI	R<1:0>
bit 7							bit 0
Legend:							
R = Readal	ble bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is ur	nchanged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is s	set	'0' = Bit is cle	ared	q = Value dep	pends on condit	ion	
bit 7	EN: Fixed Vo 1 = Fixed Vo 0 = Fixed Vo	ltage Referenc Itage Referenc Itage Referenc	e Enable bit e is enabled e is disabled				
bit 6	RDY: Fixed V 1 = Fixed Vo 0 = Fixed Vo	′oltage Referer Itage Referenc Itage Referenc	nce Ready Flag e output is rea e output is not	g bit ⁽¹⁾ ady for use t ready or not e	enabled		
bit 5	TSEN: Tempera 1 = Tempera 0 = Tempera	erature Indicato ture Indicator is ture Indicator is	or Enable bit ⁽³⁾ s enabled s disabled)			
bit 4	TSRNG: Tem 1 = Vout = 3 0 = Vout = 2	perature Indica V⊤ (High Rang V⊤ (Low Rang	ator Range Se je) e)	lection bit ⁽³⁾			
bit 3-2	CDAFVR<1:(11 = FVR Bu 10 = FVR Bu 01 = FVR Bu 00 = FVR Bu	D>: Comparato ffer 1 Gain is 4 ffer 1 Gain is 2 ffer 1 Gain is 1 ffer 1 is off	r FVR Buffer (x, (4.096V) ⁽²⁾ x, (2.048V) ⁽²⁾ x, (1.024V)	Gain Selection	bits		
bit 1-0	ADFVR<1:0 > 11 = FVR Bu 10 = FVR Bu 01 = FVR Bu 00 = FVR Bu	•: ADC FVR Bu ffer 2 Gain is 4 ffer 2 Gain is 2 ffer 2 Gain is 1 ffer 2 is off	uffer Gain Sele x, (4.096V) ⁽²⁾ x, (2.048V) ⁽²⁾ x, (1.024V)	ection bit			
Note 1: 2:	FVRRDY is always Fixed Voltage Refe	s '1'. erence output o	cannot exceed	Vdd.			

REGISTER 36-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

3: See Section 37.0 "Temperature Indicator Module" for additional information.

TABLE 36-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	EN	RDY	TSEN	TSRNG	CDAFV	R<1:0> ADFVR<1:0>		R<1:0>	600

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used with the Fixed Voltage Reference.

CPF	SLT	Compare	Compare f with W, skip if f < W						
Synta	ax:	CPFSLT f	CPFSLT f {,a}						
Opera	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$						
Opera	ation:	(f) – (W), skip if (f) < ((unsigned c	(f) - (W), skip if $(f) < (W)$ (unsigned comparison)						
Statu	s Affected:	None							
Enco	ding:	0110	000a ffi	ff ffff					
Desc	ription:	Compares t location 'f' tr performing If the content contents of instruction i executed in 2-cycle instruction If 'a' is '0', tt If 'a' is '1', tt GPR bank.	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the						
Word	s:	1							
Cvcle	s.	1(2)	1(2)						
e yoic		Note: 3 c	ycles if skip ar	nd followed					
		by	a 2-word instru	uction.					
QC	cle Activity:								
	Q1	Q2	Q3	Q4					
	Decode	Read	Process	No					
lfeki	in:	register i	Dala	operation					
11 51	ιμ. Ο1	02	03	04					
	No	No	No	No					
	operation	operation	operation	operation					
lf sk	ip and followed	d by 2-word in	struction:						
	Q1	Q2	Q3	Q4					
	No	No	No	No					
	operation	operation	operation	operation					
	N0 operation	N0 operation	No	No					
I	operation	operation	operation	operation					
<u>Exan</u>	nple:	HERE (NLESS : LESS :	CPFSLT REG, :	1					
	Before Instruc	tion							
	PC	= Ad	dress (HERE)					
	W After Instructio	= ?							
		۰۱۱ ۸۱۰ ح							
	PC	< vv; = Ad	dress (LESS)					
	If REG	≥ W;							
	PC	= Ad	uress (NLES:	5)					

DAW Decimal Adjust W Register					ter			
Synta	ax:	D	AW					
Oper	ands:	N	one					
Operation:		lf (V el (V	If $[W<3:0> > 9]$ or $[DC = 1]$ then $(W<3:0>) + 6 \rightarrow W<3:0>;$ else $(W<3:0>) \rightarrow W<3:0>;$					
		lf (V el (V	[W<7:4> · V<7:4>) + se V<7:4>) +	+ DC > 9 · 6 + DC DC → V	9] or [0 → W• V<7:4	C = 1 <7:4 >] then > ;	
Statu	is Affected:	С						
Enco	oding:		0000	0000	000	0 (0111	
Description:			AW adjust g from the ples (each roduces a	s the 8-b e earlier in pack correct	oit valu additic ed BC packe	ie in on of D fo d BC	W, result- f two vari- rmat) and CD result.	
Words:		1	1					
Cycles:		1						
QC	ycle Activity:							
	Q1		Q2	Q	3		Q4	
	Decode	rec	Read	Proce	ess		Write	
Exan	nple1:	10		Du	a			
		DA	AW					
	Before Instruc	tion						
	W	=	A5h					
	C DC	=	0 0					
	After Instruction	n						
W C DC Example 2:		= = =	05h 1 0					
Before Instruction								
	W C DC	= = =	CEh 0 0					
	Atter Instructio	n	246					
	C DC	=	34n 1 0					

RCA	LL	Relative (Call						
Synta	ax:	RCALL n	RCALL n						
Oper	ands:	-1024 ≤ n ≤	1023						
Oper	ation:	$(PC) + 2 \rightarrow (PC) + 2 + 2$	TOS, $2n \rightarrow PC$;					
Statu	s Affected:	None							
Enco	ding:	1101	1nnn	nnnn	nnnn				
Description: Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC wi have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a 2-cycle instruction.					p to 1K st, return onto the plement the PC will e next will be is a				
vvord	S:	1							
Cycle	es:	2							
QC	ycle Activity:		_		-				
	Q1	Q2	Q3	3	Q4				
	Decode	Read literal 'n' PUSH PC to stack	Proce Dat	ess W a	rite to PC				
	No	No	No)	No				
	operation	operation	opera	tion c	peration				

Example: HERE RCALL Jump

> Before Instruction PC = Address (HERE) After Instruction

PC = TOS= Address (Jump) Address (HERE + 2)

RESET Reset							
Synta	ax:	RESET					
Oper	ands:	None					
Oper	ation:	Reset all re affected by	Reset all registers and flags that are affected by a MCLR Reset.				
Statu	is Affected:	All					
Enco	oding:	0000	0000	111	.1	1111	
Desc	cription:	This instru execute a	ction prov MCLR Re	/ides a	a way / sof	y to tware.	
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	3		Q4	
	Decode	Start Reset	No opera	tion	op	No peration	

Example:

After Instruction

Registers =	Reset Value
Flags* =	Reset Value

RESET

SWA	SWAPF Swap f						
Synta	ax:	SWAPF f	{,d {,a}}				
Oper	ands:	s: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Oper	ation:	(f<3:0>) → (f<7:4>) →	dest<7:4 dest<3:0	->,)>			
Statu	is Affected:	None					
Enco	oding:	0011	10da	ffff	ffff		
Desc	Description: The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selecter If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operater in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 43.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Literal Section 1000 (1000) (100						
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	ReadProcessWrite toregister 'f'Datadestination					
<u>Exan</u>	nple:	SWAPF 1	REG, 1,	0			
	Before Instruction REG = 53h						

After Instruction REG = 35h

47.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N	28		
Pitch	е	0.65 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20
Terminal Width	b	0.23	0.30	0.35
Terminal Length	L	0.50	0.55	0.70
Terminal-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105C Sheet 2 of 2