

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf25k42-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.7.2 DIRECT ADDRESSING

Direct addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of direct addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 4.5.3 "General Purpose Register File") or a location in the Access Bank (Section 4.5.2 "Access Bank") as the data source for the instruction.

The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 4.5.1 "Bank Select Register (BSR)") are used with the address to determine the complete 14-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFFL, include the entire 14-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

4.7.3 INDIRECT ADDRESSING

Indirect addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations which are to be read or written. Since the FSRs are themselves located in RAM as Special File Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for indirect addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 4-6.

EXAMPLE 4-6:

HOW TO CLEAR RAM (BANK 1) USING **INDIRECT ADDRESSING**

	LFSR	FSR0, 100	h ;	
NEXT	CLRF	POSTINCO	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	BRA	NEXT	;	NO, clear next
CONTINUE			;	YES, continue

4.7.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. Each FSR pair holds a 14-bit value, therefore, the two upper bits of the FSRnH register are not used. The 14-bit FSR value can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers; they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses the data addressed by its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because indirect addressing uses a full 14-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

R DEV8

bit 8

bit 0

5.5 Device ID and Revision ID

The 16-bit device ID word is located at 3F FFFEh and the 16-bit revision ID is located at 3F FFFCh. These locations are read-only and cannot be erased or modified.

Development tools, such as device programmers and debuggers, may be used to read the Device ID, Revision ID and Configuration Words. Refer to **15.0** "Nonvolatile Memory (NVM) Control" for more information on accessing these locations.

5.6 Register Definitions: Device ID and Revision ID

REGIS	TER 5-1	0: DEVICE	ID: DEVICE	ID REGIST	ER			
	R	R	R	R	R	R	R	
DE	V15	DEV14	DEV13	DEV12	DEV11	DEV10	DEV9	
bit 15								

R	R	R	R	R	R	R	R
DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0

Legend:		

bit 7

R = Readable bit	'1' = Bit is set	0' = Bit is cleared	x = Bit is unknown

bit 15-0 DEV<15:0>: Device ID bits

Device	Device ID
PIC18F24K42	6CA0h
PIC18F25K42	6C80h
PIC18LF24K42	6DE0h
PIC18LF25K42	6DC0h

© 2016-2017 Microchip Technology Inc.

FIGURE 9-3: QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



FIGURE 9-4: CERAMIC RESONATOR OPERATION (XT OR HS MODE)



9.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR), or a wake-up from Sleep. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

9.2.1.4 4x PLL

The oscillator module contains a 4x PLL that can be used with the external clock sources to provide a system clock source. The input frequency for the PLL must fall within specifications. See the PLL Clock Timing Specifications in Table 46-9.

The PLL can be enabled for use by one of two methods:

- 1. Program the RSTOSC bits in the Configuration Word 1 to 010 (enable EXTOSC with 4x PLL).
- 2. Write the NOSC bits in the OSCCON1 register to 010 (enable EXTOSC with 4x PLL).

9.3.2 CLOCK SWITCH AND SLEEP

If OSCCON1 is written with a new value and the device is put to Sleep before the switch completes, the switch will not take place and the device will enter Sleep mode.

When the device wakes from Sleep and the CSWHOLD bit is clear, the device will wake with the 'new' clock active, and the Clock Switch Interrupt flag bit (CSWIF) will be set.

When the device wakes from Sleep and the CSWHOLD bit is set, the device will wake with the 'old' clock active and the new clock will be requested again.





2: The assertion of NOSCR is hidden from the user because it appears only for the duration of the switch.

FIGURE 9-7: CLOCK SWITCH (CSWHOLD = 1)



Register Definitions: Windowed Watchdog Timer Control 13.7

U-0	U-0	R/W ⁽³⁾ -q/q ⁽²⁾	R/W ⁽³⁾ -q/q ⁽²⁾	R/W ⁽³⁾ -q/q ⁽²⁾	R/W ⁽³⁾ -q/q ⁽²⁾	R/W ⁽³⁾ -q/q ⁽²⁾	R/W-0/0
_	-			PS<4:0>			SEN
oit 7	•	·				·	bit
.egend:							
R = Reada	ıble bit	W = Writable bit		U = Unimpleme	nted bit, read as	'0'	
u = Bit is u	nchanged	x = Bit is unknow	wn	-n/n = Value at I	POR and BOR/V	alue at all other R	esets
1' = Bit is :	set	'0' = Bit is cleare	ed	q = Value deper	nds on condition		
oit 7-6	Unimplen	nented: Read as '0'					
oit 5-1	PS<4:0>:	Watchdog Timer Pres	cale Select bits ^{(*}	1)			
	Bit Value	= Prescale Rate					
	11111 =	Reserved. Results in	n minimum interv	al (1:32)			
	•						
	•						
	•	Descrived Desults in	naininaum intor	val (1:22)			
	10011 =	Reserved. Results if	i minimum interv	ai (1.52)			
	10010 =	1.8388608 (2 ²³) (Inte	erval 256s nomir	nal)			
	10001 =	$1:4194304 (2^{22})$ (Internet)	erval 128s nomir	nal)			
	10000 =	1:2097152 (2 ²¹) (Inte	erval 64s nomina	al)			
	01111 =	1:1048576 (2 ²⁰) (Inte	erval 32s nomina	al)			
	01110 =	1:524288 (2 ¹⁹) (Inter	rval 16s nominal)			
	01101 =	1:262144 (2 ¹⁸) (Inter	rval 8s nominal)				
	01100 =	1:131072 (2 ¹⁷) (Inter	rval 4s nominal)				
	01011 =	1:65536 (Interval 2s	nominal) (Reset	value)			
	01010 =	1:32768 (Interval 1s	nominal)				
	01001 =	1:10384 (Interval 51.	2 ms nominal)				
	01000 =	1.6192 (Interval 200 1:4006 (Interval 128	ms nominal)				
	00111 =	1:2048 (Interval 64 r	ns nominal)				
	00101 =	1:1024 (Interval 32 r	ns nominal)				
	00100 =	1:512 (Interval 16 m	s nominal)				
	00011 =	1:256 (Interval 8 ms	nominal)				
	00010 =	1:128 (Interval 4 ms	nominal)				
	00001 =	1:64 (Interval 2 ms n	iominal)				
	00000 =	1:32 (Interval 1 ms n	iominal)				
oit O	SEN: Soft	ware Enable/Disable f	or Watchdog Tin	ner bit			
	If WDTE<	1:0> = 1x:					
	This bit is	ignored.					
	If WDTE<	<u>1:0> = 01</u> :					
	1 = WDT	is turned on					
	0 = VVDI	is turned off					
	<u>IT WUTE</u> This hit is	1.0 > = 0.0					
		ignorea.					
Note 1:	Times are app	proximate. WDT time is	based on 31 kH	Iz LFINTOSC.			
2:	When WDTCF	PS <4:0> in CONFIG3	L = 11111, the F	Reset value of PS	<4:0> is 01011.	Otherwise, the Re	set value of
	PS<4:0> is eq	ual to WDTCPS<4:0>	in CONFIG3L.				
3:	When WDTCF	PS <4:0> in CONFIG3	L ≠ 11111, these	e bits are read-on	ly.		

...

4: When the WWDT is configured to run using the SOSC as a clock source and the device is allowed to undergo a Reset, as triggered by a WDT time-out, the SOSC would also undergo a Reset. That means the SOSC will execute its start-up sequence which requires 1024 SOSC clock counts before it is made available for peripherals to use. So for example, if the WDT is set for a 1 ms time-out and the device is allowed to undergo a WDT Reset, then the actual WDT Reset period will be: WDT_PERIOD = (1/(SOSC_FREQUENCY) * 1024) + 1 ms.

EXAMPLE 17-1: SETUP DMA1 TO MOVE DATA FROM PROGRAM FLASH MEMORY TO UART1 TRANSMIT BUFFER USING HARDWARE TRIGGERS

```
//This code example illustrates using DMA1 to transfer
//10 bytes of data from 0x1000 in PFM to U1TXB 0x3DEA
void main() {
    //System Initialize
    initializeSystem();
    //Setup UART1
    initializeUART1();
    //Setup DMA1
    //DMA1CON1 - DPTR remains, Source Memory Region PFM, SPTR increments, SSTP
    DMA1CON1 = 0 \times 0B;
    //Source registers
    //Source size
    DMA1SSZH = 0 \times 00;
    DMA1SSZL = 0x0A;
    //Source start address, 0x1000
    DMA1SSAU = 0 \times 00;
    DMA1SSAH = 0 \times 10;
    DMA1SSAL = 0 \times 00;
    //Destination registers
    //Destination size
    DMA1DSZH = 0 \times 00;
    DMA1DSZL = 0 \times 01;
    //Destination start address, 0x3DEA
    DMA1DSAH = 0 \times 3D;
    DMA1DSAL = 0 \times EA;
    //Start trigger source U1TX
    DMA1SIRQ = 0 \times 1C;
    //Enable & Start DMA transfer
    DMA1CON0 = 0 \times C0;
    while (1) {
        doSomething();
    }
```

17.13 Register definitions: DMA

Long bit name prefixes for the DMA peripherals are shown in Table 17-7. Refer to **Section 1.4** "**Register and Bit naming conventions**" for more information.

TABLE 17-7: REGISTER AND BIT NAMING

Peripheral	Bit Name Prefix
DMA 1	DMA1
DMA 2	DMA2

© 2016-2017 Microchip Technology Inc.

REGISTER 17-12: DMAxSCNTL – DMAx SOURCE COUNT LOW REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
SCNT<7:0>							
bit 7							bit 0
Logond							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n/n = Value at POR and BOR/Value at all other Resets	1 = bit is set	0 = bit is cleared	x = bit is unknown u = bit is unchanged

bit 7-0 SCNT<7:0>: Current Source Byte Count

REGISTER 17-13: DMAxSCNTH – DMAx SOURCE COUNT HIGH REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	—	—	—	SCNT<11:8>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n/n = Value at POR and BOR/Value at all other Resets	1 = bit is set	0 = bit is cleared	x = bit is unknown u = bit is unchanged

bit 7-4 Unimplemented: Read as '0'

bit 3-0 SCNT<11:8>: Current Source Byte Count

REGISTER 17-14: DMAxDSAL – DMAx DESTINATION START ADDRESS LOW REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | DSA | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

I	J			
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
	-n/n = Value at POR and BOR/Value at all other Resets	1 = bit is set	0 = bit is cleared	x = bit is unknown u = bit is unchanged

bit 7-0 DSA<7:0>: Destination Start Address bits

© 2016-2017 Microchip Technology Inc.

18.4 PORTE Functionality

18.4.1 MASTER CLEAR INPUT MCLR

For PIC18(L)F2xK42 devices, PORTE is only available when Master Clear functionality is disabled (MCLRE = 0). In this case, PORTE is a single bit, inputonly port comprised of RE3 only. The pin operates as previously described. RE3 in PORTE register is a readonly bit and will read '1' when MCLRE = 1 (i.e., Master Clear enabled).

18.4.2 RE3 WEAK PULL-UP

The port RE3 pin has an individually controlled weak internal pull-up. When set, the WPUE3 bit enables the RE3 pin pull-up. When the RE3 port pin is configured as MCLR, (CONFIG2L, MCLRE = 1 and CONFIG4H, LVP = 0), or configured for Low-Voltage Programming, (MCLRE = x and LVP = 1), the pull-up is always enabled and the WPUE3 bit has no effect.

18.4.3 INTERRUPT-ON-CHANGE

The interrupt-on-change feature is available only on the RE3 pin of PORTE for all devices. If MCLRE = 1 or LVP = 1, RE3 port functionality is disabled and interrupt-on-change on RE3 is not available. For further details refer to **Section 9.11 "Interrupt-on-Change"**.

19.3 Bidirectional Pins

PPS selections for peripherals with bidirectional signals on a single pin must be made so that the PPS input and PPS output select the same pin. Peripherals that have bidirectional signals include:

- I²C
- CCP module
 - Note: Refer to Section TABLE 19-1: "PPS Input Register Details" for pins that are I²C compatible. Clock and data signals can be routed to any pin, however pins without I²C compatibility will operate at standard TTL/ST logic levels as selected by the INVLV register.

19.4 PPS Lock

The PPS includes a mode in which all input and output selections can be locked to prevent inadvertent changes. PPS selections are locked by setting the PPSLOCKED bit of the PPSLOCK register. Setting and clearing this bit requires a special sequence as an extra precaution against inadvertent changes. Examples of setting and clearing the PPSLOCKED bit are shown in Example 19-1.

EXAMPLE	19-1:	PPS LOCK	SEQUENCE

;	Disable interrupts:
	BCF INTCON0,GIE
;	Bank to PPSLOCK register BANKSEL PPSLOCK MOVLB PPSLOCK MOVLW 55h
;	Required sequence, next 4 instructions MOVWF PPSLOCK MOVLW AAh MOVWF PPSLOCK
;	Set PPSLOCKED bit to disable writes
;	Only a BSF instruction will work BSF PPSLOCK,0
;	Enable Interrupts BSF INTCON0,GIE

EXAMPLE 19-2: PPS UNLOCK SEQUENCE

```
; Disable interrupts:
   BCF
           INTCON0,GIE
; Bank to PPSLOCK register
   BANKSEL PPSLOCK
   MOVLB PPSLOCK
   MOVLW
           55h
; Required sequence, next 4 instructions
   MOVWF
          PPSLOCK
   MOVIW
           AAh
   MOVWF
           PPSLOCK
; Clear PPSLOCKED bit to enable writes
; Only a BCF instruction will work
   BCF
           PPSLOCK,0
; Enable Interrupts
   BSF
            INTCON0, GIE
```

19.5 PPS One-way Lock

When this bit is set, the PPSLOCKED bit can only be cleared and set one time after a device Reset. This allows for clearing the PPSLOCKED bit so that the input and output selections can be made during initialization. When the PPSLOCKED bit is set after all selections have been made, it will remain set and cannot be cleared until after the next device Reset event.

19.6 Operation During Sleep

PPS input and output selections are unaffected by Sleep.

19.7 Effects of a Reset

A device Power-on-Reset (POR) clears all PPS input and output selections to their default values. All other Resets leave the selections unchanged. Default input selections are shown in pin allocation. The PPS one-way lock is also removed.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
NCO1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimplem	nented bit, read	l as '0'	
u = Bit is unc	hanged	x = Bit is unkn	iown	-n/n = Value a	t POR and BO	R/Value at all c	other Resets
'1' = Bit is se	t	'0' = Bit is clea	ared	q = Value dep	ends on condit	ion	
L							
bit 7	NCO1MD: Di	sable NCO1 Mo	odule bit				
	1 = NCO1 m	odule disabled					
	0 = NCO1 m	nodule enabled					
bit 6	TMR6MD: Dis	sable Timer TM	IR6 bit				
	1 = TMR6 m	odule disabled					
	0 = TMR6 m	odule enabled					
bit 5	TMR5MD: Dis	sable Timer TM	IR5 bit				
	1 = TMR5 m	odule disabled					
	0 = TMR5 m	odule enabled					
bit 4	TMR4MD: Dis	sable Timer TM	IR4 bit				
	1 = TMR4 m	odule disabled					
	0 = TMR4 m	odule enabled					
bit 3	TMR3MD: Dis	sable Timer TM	IR3 bit				
	1 = TMR3 m	odule disabled					
	0 = TMR3 m	odule enabled					
bit 2	TMR2MD: Dis	sable Timer TM	IR2 bit				
	$1 = TMR2 m_0$	odule disabled					
L :1							
DILI	1 = TMD1 m		IR I DIL				
	1 = 100 m	odule enabled					
bit 0		sable Timer TM	IR0 hit				
	1 = TMR0 m	odule disabled					
	0 = TMR0 m	odule enabled					

REGISTER 21-2: PMD1: PMD CONTROL REGISTER 1

PIC18(L)F24/25K42

REGISTER 22-2: T0CON1: TIMER0 CONTROL REGISTER 1

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | CS<2:0> | | ASYNC | | CKPS | S<3:0> | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| | | | | | | | |

Legena:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	CS<2:0>:Timer0 Clock Source Select bits 111 = CLC1 110 = SOSC 101 = MFINTOSC (500 kHz) 100 = LFINTOSC 011 = HFINTOSC 010 = Fosc/4 001 = Pin selected by T0CKIPPS (Inverted) 000 = Pin selected by T0CKIPPS (Non-inverted)
bit 4	 ASYNC: TMR0 Input Asynchronization Enable bit 1 = The input to the TMR0 counter is not synchronized to system clocks 0 = The input to the TMR0 counter is synchronized to Fosc/4
bit 3-0	CKPS<3:0>: Prescaler Rate Select bit 1111 = 1:32768 1110 = 1:16384 1101 = 1:8192 1100 = 1:4096 1011 = 1:2048 1010 = 1:1024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1

REGISTER 23-4: TxGATE: TIMERx GATE ISM REGISTER

U-0	U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u
_	—	—			GSS<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	u = unchanged

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **GSS<4:0>:** Timerx Gate Source Selection bits

000	Timer1	Timer3	Timer5
655	Gate Source	Gate Source	Gate Source
11111-11011	Reserved	Reserved	Reserved
11010	CLC4_out	CLC4_out	CLC4_out
11001	CLC3_out	CLC3_out	CLC3_out
11000	CLC2_out	CLC2_out	CLC2_out
10111	CLC1_out	CLC1_out	CLC1_out
10110	ZCDOUT	ZCDOUT	ZCDOUT
10101	CMP2OUT	CMP2OUT	CMP2OUT
10100	CMP1OUT	CMP1OUT	CMP1OUT
10011	NC010UT	NCO10UT	NCO10UT
10010-10001	Reserved	Reserved	Reserved
10000	PWM8OUT	PWM8OUT	PWM8OUT
01111	PWM7OUT	PWM7OUT	PWM7OUT
01110	PWM6OUT	PWM6OUT	PWM6OUT
01101	PWM5OUT	PWM5OUT	PWM5OUT
01100	CCP4OUT	CCP4OUT	CCP4OUT
01011	CCP3OUT	CCP3OUT	CCP3OUT
01010	CCP2OUT	CCP2OUT	CCP2OUT
01001	CCP10UT	CCP1OUT	CCP10UT
01000	SMT1_match	SMT1_match	SMT1_match
00111	TMR6OUT (post-scaled)	TMR6OUT (post-scaled)	TMR6OUT (post-scaled)
00110	TMR5 overflow	TMR5 overflow	Reserved
00101	TMR4OUT (post-scaled)	TMR4OUT (post-scaled)	TMR4OUT (post-scaled)
00100	TMR3 overflow	Reserved	TMR3 overflow
00011	TMR2OUT (post-scaled)	TMR2OUT (post-scaled)	TMR2OUT (post-scaled)
00010	Reserved	TMR1 overflow	TMR1 overflow
00001	TMR0 overflow	TMR0 overflow	TMR0 overflow
00000	Pin selected by T1GPPS	Pin selected by T3GPPS	Pin selected by T5GPPS



28.2.2 PUSH-PULL MODE

In Push-Pull mode, two output signals are generated, alternating copies of the input as illustrated in Figure 28-4. This alternation creates the push-pull effect required for driving some transformer-based power supply designs. Steering modes are not used in Push-Pull mode. A basic block diagram for the Push-Pull mode is shown in Figure 28-3.

The push-pull sequencer is reset whenever EN = 0 or if an auto-shutdown event occurs. The sequencer is clocked by the first input pulse, and the first output appears on CWGxA.

The unused outputs CWGxC and CWGxD drive copies of CWGxA and CWGxB, respectively, but with polarity controlled by the POLC and POLD bits of the CWGxCON1 register, respectively.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N
bit 7			•				bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	G2D4T: Gate	1 Data 4 True	(non-inverted)) bit			
	1 = CLCIN3	(true) is gated i	nto CLCx Gat	e 1			
	0 = CLCIN3	(true) is not gai	ted into CLCx	Gate 1			
bit 6	G2D4N: Gate	e 1 Data 4 Nega	ated (inverted)) bit			
	1 = CLCIN3 0 = CLCIN3	(inverted) is ga	ted into CLCX t dated into Cl	Gate 1			
bit 5	G2D3T: Gate	1 Data 3 True	(non-inverted)) bit			
	1 = CLCIN2	(true) is gated i	nto CLCx Gat	e 1			
	0 = CLCIN2	(true) is not gat	ted into CLCx	Gate 1			
bit 4	G2D3N: Gate	e 1 Data 3 Nega	ated (inverted)) bit			
	1 = CLCIN2	(inverted) is gated into CLCx Gate 1					
	0 = CLCIN2	(inverted) is no	t gated into Cl	LCx Gate 1			
bit 3	G2D2T: Gate	1 Data 2 True	(non-inverted)) bit			
	1 = CLCIN1 0 = CLCIN1	(true) is gated i (true) is not gat	nto CLCX Gat ted into CLCx	e 1 Gate 1			
bit 2	G2D2N: Gate	e 1 Data 2 Neg	ated (inverted)) bit			
2	1 = CLCIN1	(inverted) is ga	ted into CLCx	Gate 1			
	0 = CLCIN1	(inverted) is no	t gated into Cl	LCx Gate 1			
bit 1	G2D1T: Gate	1 Data 1 True	(non-inverted)) bit			
	1 = CLCIN0	(true) is gated i	nto CLCx Gat	e 1			
	0 = CLCIN0	(true) is not gat	ed into CLCx	Gate1			
bit 0	G2D1N: Gate	e 1 Data 1 Nega	ated (inverted)) bit			
	1 = CLCINO 0 = CLCINO	(inverted) is ga	ted into CLCx	Gate 1			

REGISTER 29-8: CLCxGLS1: GATE 1 LOGIC SELECT REGISTER

PIC18(L)F24/25K42

REGISTER 34-6: SPIxBAUD: SPI BAUD RATE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| BAUD7 | BAUD6 | BAUD5 | BAUD4 | BAUD3 | BAUD2 | BAUD1 | BAUD0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'

bit 7-0 BAUD<7:0>: Baud Clock Prescaler Select bits

SCK high or low time: TSC=SPI Clock Period*(BAUD+1)

SCK toggle frequency: FSCK=FBAUD= SPI Clock Frequency/(2*(BAUD+1))

Note: This register should not be written while the SPI is enabled (EN bit of SPIxCON0=1)

REGISTER 34-7: SPIxCON0: SPI CONFIGURATION REGISTER 0

R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
EN	—	—	—	—	LSBF	MST	BMODE
bit 7	-	- -	•		•		bit 0

Legend:	
R = Readable	bit W = Writable bit U = Unimplemented bit, read as '0'
bit 7	EN: SPI Module Enable Control bit
	1 =SPI is enabled
	0 = SPI is disabled,
bit 6-3	Unimplemented: Read as '0'
bit 2	LSBF: LSb-First Data Exchange bit
	1 = Data is exchanged LSb first
	0 = Data is exchanged MSb first (traditional SPI operation)
bit 1	MST: SPI Operating Mode Master Select bit
	1 = SPI module operates as the bus master
	0 = SPI module operates as a bus slave
bit 0	BMODE: Bit-Length Mode Select bit
	1 = SPIxTWIDTH setting applies to every byte: total bits sent is SPIxTWIDTH*SPIxTCNT, end-of-packet occurs when SPIxTCNT = 0
	 SPIxTWIDTH setting applies only to the last byte exchanged; total bits sent is SPIxTWIDTH + (SPIxTCNT*8)

Note: This register should only be written when the EN bit is cleared, or to clear the EN bit.

© 2016-2017 Microchip Technology Inc.

U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
—	SLEW	PU<	1:0>	—	—	TH<	:1:0>
bit 7				•			bit 0
Legend:							
R = Readable	bit	W = Writable	oit	U = Unimplei	mented bit, rea	ad as '0'	
u = Bit is unch	anged	x = Bit is unkn	lown	-n/n = Value	at POR and B	OR/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardwa	are set		
bit 7	Unimplemen	ted: Read as ')'				
bit 6	SLEW: I ² C S	pecific Slew Ra	te Limiting is I	Enabled			
	$1 = I^2 C \text{ spec}$	cific slew rate li	miting is enab	led. Standard	pad slew limiti	ng is disabled.	The SLRxy bit
	is ignore	ed.			Durchit		
		d GPIO Slew R	ate; enabled/c	disabled via SL	.RXY DIT.		
bit 5-4	PU<1:0>: I ² C	Pull-Up Select	ion bits				
	11 = Reserv	/ed					
	10 = 10 x cu	rrent of standar	d weak pull-u	р			
	01 = 2x curr	ent of standard	weak pull-up		1.11		
	00 = Standa	ard GPIO weak	pull-up, enabl	ed via wPUxy	DIT		
bit 3-2	Unimplemen	ted: Read as ')'				
bit 1-0	TH<1:0> : I ² C 11 = SMBus 10 = SMBus 01 = I ² C spe 00 = Standa	Input Threshol 3.0 (1.35 V) in 5.2.0 (2.1 V) inp ecific input three ard GPIO Input	d Selection bi put threshold out threshold sholds pull-up, enable	ts ed via INLVLxy	/ registers		

REGISTER 35-18: RxyI2C: I²C PAD Rxy CONTROL REGISTER

38.4 ADC Charge Pump

The ADC module has a dedicated charge pump which can be controlled through the ADCP register (Register 38-36). The primary purpose of the charge pump is to supply a constant voltage to the gates of transistor devices in the A/D converter, signal and reference input pass-gates, to prevent degradation of transistor performance at low operating voltage.

The charge pump can be enabled by setting the CPON bit in the ADC register. Once enabled, the pump will undergo a start-up time to stabilize the charge pump output. Once the output stabilizes and is ready for use, the CPRDY bit of the ADCP register will be set.

38.5 Capacitive Voltage Divider (CVD) Features

The ADC module contains several features that allow the user to perform a relative capacitance measurement on any ADC channel using the internal ADC sample and hold capacitance as a reference. This relative capacitance measurement can be used to implement capacitive touch or proximity sensing applications. Figure 38-6 shows the basic block diagram of the CVD portion of the ADC module.





TABLE 38-2:	COMPUTATION	MODES

		Bit Clear Conditions	Value after Trigge	er completion	Threshold Operations		Value at ADTIF interrupt			
Mode	ADMD	ACC and CNT	ACC	CNT	Retrigger	Threshold Test	Interrupt	ADAOV	FLTR	CNT
Basic	0	ADACLR = 1	Unchanged	Unchanged	No	Every Sam- ple	If threshold=true	N/A	N/A	count
Accumulate	1	ADACLR = 1	S + ACC or (S2-S1) + ACC	If (CNT=0xFF): CNT, oth- erwise: CNT+1	No	Every Sam- ple	If threshold=true	ACC Overflow	ACC/2 ^{ADCRS}	count
Average	2	ADACLR = 1 or CNT>=RPT at GO or retrigger	S + ACC or (S2-S1) + ACC	If (CNT=0xFF): CNT, oth- erwise: CNT+1	No	lf CNT>=RPT	If threshold=true	ACC Overflow	ACC/2 ^{ADCRS}	count
Burst Average	3	ADACLR = 1 or GO set or retrigger	Each repetition: same as Average End with sum of all samples	Each repetition: same as Average End with CNT=RPT	Repeat while CNT <rpt< td=""><td>lf CNT>=RPT</td><td>If threshold=true</td><td>ACC Overflow</td><td>ACC/2^{ADCRS}</td><td>RPT</td></rpt<>	lf CNT>=RPT	If threshold=true	ACC Overflow	ACC/2 ^{ADCRS}	RPT
Low-pass Filter	4	ADACLR = 1	S+ACC-ACC/ 2 ^{ADCRS} or (S2-S1)+ACC-ACC/2 ^{ADCRS}	Count up, stop counting when CNT = 0xFF	No	lf CNT>=RPT	If threshold=true	ACC Overflow	Filtered Value	count

Note: S1 and S2 are abbreviations for Sample 1 and Sample 2, respectively. When ADDSEN = 0, S1 = ADRES; When ADDSEN = 1, S1 = PREV and S2 = ADRES.

PIC18(L)F24/25K42

MO\	/LW	Move lite	eral to W	1					
Synta	ax:	MOVLW	MOVLW k						
Oper	ands:	$0 \le k \le 255$	$0 \le k \le 255$						
Oper	ation:	$k\toW$	$k \to W$						
Status Affected:		None	None						
Enco	oding:	0000	1110	kk}	k	kkkk			
Desc	ription:	The 8-bit li	The 8-bit literal 'k' is loaded into W.						
Word	ls:	1							
Cycle	es:	1	1						
QC	ycle Activity:								
	Q1	Q2	Q3	Q3		Q4			
	Decode	Read literal 'k'	Proce Dat	ess a	Wi	rite to W			
Exan	nple:	MOVLW	5Ah						
	After Instruction	on							
	W	= 5Ah							

MOVWF	Move W t	o f					
Syntax:	MOVWF	f {,a}					
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$						
Operation:	$(W) \to f$						
Status Affected:	None						
Encoding:	0110	111a	ffff	ffff			
Description:	Move data Location 'f' 256-byte bu If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enab in Indexed mode wher tion 43.2.3 Oriented In eral Offset	Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 43.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Addressing Context Instructions in Indexed Literal Offset Addressing Direct Instructions in Indexed Literal Offset Mode" for data is					
Words:	1						
Cycles:	1	1					
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proces Data	s re	Write gister 'f'			
Example:	MOVWF	REG, O					
Before Instruc	ction						
W REG After Instruction	= 4Fh = FFh on						
W REG	= 4Fh = 4Fh						

PIC18(L)F24/25K42

SWA	\PF	Swap f					
Synta	ax:	SWAPF f	{,d {,a}}				
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$				
Oper	ation:	(f<3:0>) → (f<7:4>) →	dest<7:4 dest<3:0	->,)>			
Statu	is Affected:	None					
Enco	oding:	0011	10da	ffff	ffff		
Desc	ription:	The upper 'f' are exchi- is placed in r If 'a' is '0', ' If 'a' is '1', ' GPR bank. If 'a' is '0' a set is enab in Indexed mode when tion 43.2.3 Oriented I eral Offset	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 43.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit-				
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read register 'f'	Proce Dat	ess \ a de	Write to estination		
<u>Exan</u>	nple:	SWAPF 1	REG, 1,	0			
	Before Instruction REG = 53h						

After Instruction REG = 35h