

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

•XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf25k42t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR0IE	U1IE	U1EIE	U1TXIE	U1RXIE	I2C1EIE	I2C1IE	I2C1TXIE
bit 7						•	bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, reac	l as '0'	
u = Bit is unch		x = Bit is unki		•	at POR and BO		other Resets
'1' = Bit is set	langea	'0' = Bit is cle					
bit 7	TMROIE: TM	R0 Interrupt Er	able bit				
	1 = Enabled						
	0 = Disabled	l					
bit 6	U1IE: UART	I Interrupt Enal	ole bit				
	1 = Enabled						
	0 = Disabled						
bit 5		T1 Framing Err	or Interrupt Er	able bit			
1 = Enable 0 = Disabl							
L:L 4				- 1-:4			
bit 4	1 = Enabled	RT1 Transmit Ir	iterrupt Enable	e dit			
	0 = Disabled	l					
bit 3		RT1 Receive In	terrupt Enable	e bit			
	1 = Enabled						
	0 = Disabled	l					
bit 2	I2C1EIE: I ² C	1 Error Interrup	t Enable bit				
	1 = Enabled						
	0 = Disabled						
bit 1		Interrupt Enab	le bit				
	1 = Enabled						
	0 = Disabled			1.11			
bit 0		C1 Transmit Inf	errupt Enable	DIC			
	1 = Enabled						

REGISTER 11-17: PIE3: PERIPHERAL INTERRUPT Enable REGISTER 3

15.0 NONVOLATILE MEMORY (NVM) CONTROL

Nonvolatile Memory (NVM) is separated into two types: Program Flash Memory (PFM) and Data EEPROM Memory.

PFM, Data EEPROM, User IDs and Configuration bits can all be accessed using the REG<1:0> bits of the NVMCON1 register.

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the operating voltage range of the device.

NVM can be protected in two ways, by either code protection or write protection. Code protection (CP and CPD bits in Configuration Word 5L) disables access, reading and writing to both PFM and Data EEPROM Memory via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be reset by a device programmer performing a Bulk Erase to the device, clearing all nonvolatile memory, Configuration bits and User IDs.

Write protection prohibits self-write and erase to a portion or all of the PFM, as defined by the WRT bits of Configuration Word 4H. Write protection does not affect a device programmer's ability to read, write or erase the device.

	PC<20:0>	Execution	User Access			
Memory	ICSP™ Addr<21:0> TBLPTR<21:0> NVMADDR<9:0>	CPU Execution	REG	TABLAT	NVMDAT	
Program Flash Memory (PFM)	00 0000h ••• 01 FFFFh	Read	10	Read/ Write ⁽¹⁾	(3)	
User IDs ⁽²⁾	20 0000h ••• 20 000Fh	No Access	x1	Read/ Write	(3)	
Reserved	20 0010h 2F FFFFh	No Access		(3)		
Configuration	30 0000h ••• 30 0009h	No Access	x1	Read/ Write	_(3)	
Reserved	30 000Ah 30 FFFFh	No Access	(3)			
User Data Memory (Data EEPROM)	31 0000h ••• 31 00FFh	No Access	0.0	(3)	Read/ Write	
Reserved	31 0100h 3E FFFFh	No Access		(3)		
Device Information Area (DIA)	3F 0000h ••• 3F 003Fh	No Access	x1	Read	(3)	
Reserved	3F 0040h 3F FF09h	No Access		(3)		
Device Configuration Information (DCI)	3F FF00h ••• 3F FF09h	No Access	x1	Read	_(3)	
Reserved	3F FF0Ah 3F FFFBh	No Access		(3)	·	
Revision ID/ Device ID	3F FFFCh ••• 3F FFFFh	No Access	x1	Read	(3)	

TABLE 15-1: NVM ORGANIZATION AND ACCESS INFORMATION

Note 1: Subject to Memory Write Protection settings.

2: User IDs are eight words ONLY. There is no code protection, table read protection or write protection implemented for this region.

3: Reads as '0', writes clear the WR bit and WRERR bit is set.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
			ACC	<15:8>		223		
			ACC	<7:0>				224
EN	GO	BUSY	ACCM	—	_	SHIFTM	FULL	222
	DLEN<	3:0>			PLE	N<3:0>		222
			DATA	<15:8>				223
			DATA	\<7:0>				223
			SHIFT	<15:8>				224
	SHIFT<7:0>							
			X<1	5:8>				225
			X<7:1>				_	225
EN	TRIGEN	SGO	_	_	MREG	BURSTMD	BUSY	226
_	—			HADF	R<21:16>			228
		•	HADR	<15:8>				229
			HADF	R<7:0>				229
_	_			LADF	R<21:16>			227
			LADR	<15:8>				227
			LADF	R<7:0>				228
_					TSE	_<3:0>		230
	EN	EN GO DLEN<	EN GO BUSY DLEN<3:0>	ACC ACC ACC ACC ACC DILEN<3:0> DLEN<3:0> DATA DATA DATA DATA SHIFT SHIFT	ACC<15:8> ACC<7:0> EN GO BUSY ACCM DLEN<3:0> DATA<15:8> DATA<15:8> DATA<7:0> SHIFT<15:8> SHIFT<7:0> X<15:8> X<15:8> X<7:1> X<15:8> EN TRIGEN SGO — — — — HADR<15:8>	ACC<15:8> ACC<7:0> EN GO BUSY ACCM — — DLEN<3:0> DATA<15:8> DATA<15:8> DATA<7:0> SHIFT<15:8> SHIFT<15:8> SHIFT<7:0> SHIFT<7:0> X<15:8> V V X<15:8> X<15:8> EN TRIGEN SGO — — MREG — — HADR<21:16> HADR<15:8> HADR<7:0> — — — LADR<21:16> LADR<7:0> LADR<15:8>	ACC<15:8> ACC<7:0> EN GO BUSY ACCM — — SHIFTM DLEN<3:0> DLEN<3:0> PLEN<3:0>	$\begin{tabular}{ c c c c } \hline ACC < 15:8 \\ \hline ACC < 7:0 \\ \hline DLEN < 3:0 \\ \hline DATA < 15:8 \\ \hline DATA < 7:0 \\ \hline SHIFT < 15:8 \\ \hline SHIFT < 7:0 \\ \hline SHIFT < 7:0 \\ \hline X < 15:8 \\ \hline X < 7:1 \\ \hline X < 7:1 \\ \hline X < 15:8 \\ \hline X < 7:1 \\ \hline HADR < 21:16 \\ \hline HADR < 21:16 \\ \hline HADR < 7:0 \\ \hline \ HADR < 7:0 \\ \hline \ HADR < 7:0 \\ \hline \ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$

TABLE 16-3: SUMMARY OF REGISTERS ASSOCIATED WITH CRC

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the CRC module.

19.0 PERIPHERAL PIN SELECT (PPS) MODULE

The Peripheral Pin Select (PPS) module connects peripheral inputs and outputs to the device I/O pins. Only digital signals are included in the selections. All analog inputs and outputs remain fixed to their assigned pins. Input and output selections are independent as shown in the simplified block diagram Figure 19-1.

The peripheral input is selected with the peripheral xxxPPS register (Register 19-1), and the peripheral output is selected with the PORT RxyPPS register (Register 19-2). For example, to select PORTC<7> as the UART1 RX input, set U1RXPPS to $5'b1 \quad 0111$, and to select PORTC<6> as the UART1 TX output set RC6PPS to $6'b01 \quad 0011$.

19.1 PPS Inputs

Each peripheral has a PPS register with which the inputs to the peripheral are selected. Inputs include the device pins.

Multiple peripherals can operate from the same source simultaneously. Port reads always return the pin level regardless of peripheral PPS selection. If a pin also has analog functions associated, the ANSEL bit for that pin must be cleared to enable the digital input buffer.

Although every peripheral has its own PPS input selection register, the selections are identical for every peripheral as shown in Register 19-1.

Note:	The notation "xxx" in the register name is
	a place holder for the peripheral identifier.
	For example, INT0PPS.

FIGURE 19-1: SIMPLIFIED PPS BLOCK DIAGRAM

AOCPPS Peripheral abc RxyPPS Rxy Korpps Peripheral xy Rc7PPS Rxy Korpps Krypps Krypps Krypps

19.2 PPS Outputs

Each I/O pin has a PPS register with which the pin output source is selected. With few exceptions, the port TRIS control associated with that pin retains control over the pin output driver. Peripherals that control the pin output driver as part of the peripheral operation will override the TRIS control as needed. These peripherals include:

- UART
- I²C

Although every pin has its own PPS peripheral selection register, the selections are identical for every pin as shown in Register 19-2.

Note: The notation "Rxy" is a place holder for the pin identifier. For example, RA0PPS.

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	U-0
CWG3MD	CWG2MD	CWG1MD	_	_	—	—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	as '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at						R/Value at all c	other Resets
'1' = Bit is set '0' = Bit is cleared q = Value depends on condition							
bit 7 bit 6 bit 5	1 = CWG3 m 0 = CWG3 m CWG2MD : Dis 1 = CWG2 m 0 = CWG2 m CWG1MD : Dis 1 = CWG1 m 0 = CWG1 m	odule enabled sable CWG2 Mo odule disabled odule enabled sable CWG1 Mo odule disabled odule enabled	dule bit				
bit 4-0	Unimplement	ed: Read as '0'					

REGISTER 21-5: PMD4: PMD CONTROL REGISTER 4

23.3 Timer1/3/5 Prescaler

Timer1/3/5 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The CKPS bits of the TxCON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMRxH or TMRxL.

23.4 Timer1/3/5 Operation in Asynchronous Counter Mode

If control bit SYNC of the TxCON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 23.4.1 "Reading and Writing Timer1/3/5 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

23.4.1 READING AND WRITING TIMER1/3/5 IN ASYNCHRONOUS COUNTER MODE

Reading TMRxH or TMRxL while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads. For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMRxH:TMRxL register pair.

23.5 Timer1/3/5 16-Bit Read/Write Mode

Timer1/3/5 can be configured to read and write all 16 bits of data, to and from, the 8-bit TMRxL and TMRxH registers, simultaneously. The 16-bit read and write operations are enabled by setting the RD16 bit of the TxCON register.

To accomplish this function, the TMRxH register value is mapped to a buffer register called the TMRxH buffer register. While in 16-Bit mode, the TMRxH register is not directly readable or writable and all read and write operations take place through the use of this TMRxH buffer register.

When a read from the TMRxL register is requested, the value of the TMRxH register is simultaneously loaded into the TMRxH buffer register. When a read from the TMRxH register is requested, the value is provided from the TMRxH buffer register instead. This provides the user with the ability to accurately read all 16 bits of the Timer1/3/5 value from a single instance in time. Reference the block diagram in Figure 23-2 for more details.

In contrast, when not in 16-Bit mode, the user must read each register separately and determine if the values have become invalid due to a rollover that may have occurred between the read operations.

When a write request of the TMRxL register is requested, the TMRxH buffer register is simultaneously updated with the contents of the TMRxH register. The value of TMRxH must be preloaded into the TMRxH buffer register prior to the write request for the TMRxL register. This provides the user with the ability to write all 16 bits to the TMRxL:TMRxH register pair at the same time.

Any requests to write to the TMRxH directly does not clear the Timer1/3/5 prescaler value. The prescaler value is only cleared through write requests to the TMRxL register.




FIGURE 27-3: TIMER MODE TIMING DIAGRAM




FIGURE 27-11: WINDOWED MEASURE MODE SINGLE ACQUISITION TIMING DIAGRAM

PIC18(L)F24/25K42

32.1 DSM Operation

The DSM module can be enabled by setting the EN bit in the MD1CON0 register. Clearing the EN bit in the MD1CON0 register, disables the DSM module output and switches the carrier high and carrier low signals to the default option of MD1CARHPPS and MD1CARLPPS, respectively. The modulator signal source is also switched to the BIT in the MD1CON0 register. This not only assures that the DSM module is inactive, but that it is also consuming the least amount of current.

The values used to select the carrier high, carrier low, and modulator sources held by the Modulation Source, Modulation High Carrier, and Modulation Low Carrier control registers are not affected when the EN bit is cleared and the DSM module is disabled. The values inside these registers remain unchanged while the DSM is inactive. The sources for the carrier high, carrier low and modulator signals will once again be selected when the EN bit is set and the DSM module is again enabled and active.

The modulated output signal can be disabled without shutting down the DSM module. The DSM module will remain active and continue to mix signals, but the output value will not be sent to the DSM pin. During the time that the output is disabled, the DSM pin will remain low. The modulated output can be disabled by clearing the EN bit in the MD1CON0 register.

32.2 Modulator Signal Sources

The modulator signal can be supplied from the following sources:

- · External signal on pin selected by MDSRCPPS
- · BIT bit in the MD1CON0 register
- CCP1/2/3/4 Output
- PWM5/6/7/8 Output
- Comparator C1/C2 Output
- UART1/2 TX Signal
- NCO1 Output
- SPI1 SDO Signal

The modulator signal is selected by configuring the MS<4:0> bits in the MD1SRC register.

32.3 Carrier Signal Sources

The carrier high signal and carrier low signal can be supplied from the following sources:

- External signal on pin selected by MD1CARHPPS/MD1CARLPPS
- Fosc (system clock)
- HFINTOSC
- Reference Clock Module (CLKR)
- CCP1/2/3/4 Output Signal
- PWM 5/6/7/8 Output
- NCO1 Output
- CLC1/2/3/4 Output

The carrier high signal is selected by configuring the CH<4:0> bits in the MD1CARH register. The carrier low signal is selected by configuring the CL<4:0> bits in the MD1CARL register.

32.4 Carrier Synchronization

During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.

Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal is enabled by setting the CHSYNC bit in the MD1CON1 register. Synchronization for the carrier low signal is enabled by setting the CLSYNC bit in the MD1CON1 register.

Figure 32-2 through Figure 32-6 show timing diagrams of using various synchronization methods.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
_	_	_	_	—	_	_	P2<8>
bit 7							bit 0
Legend:							
R = Readal	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set '0' = Bit is cleared			ared				
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 0	P2<8>: Most	Significant Bit	of Parameter 2	2			
	DMX mode:						
	Most Significa	ant bit of first ad	dress of rece	ive block			
	DALI mode:						
	Most Significa	ant bit of numbe	er of half-bit pe	eriods of idle ti	me in Forward F	rame detection	n threshold
	Other modes	:					
	Not used						

REGISTER 33-14: UxP2H: UART PARAMETER 2 HIGH REGISTER

REGISTER 33-15: UxP2L: UART PARAMETER 2 LOW REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			P2<	7:0>			
bit 7							bit 0
<u>.</u>							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

 P2<7:0>: Least Significant Bits of Parameter 2

 DMX mode:

 Least Significant Byte of first address of receive block

 LIN Slave mode:

 Number of data bytes to transmit

 DALI mode:

 Least Significant Byte of number of half-bit periods of idle time in Forward Frame detection threshold

 Asynchronous Address mode:

 Receiver address

 Other modes:

 Not used

34.8.3.1 Shift Register Empty Interrupt

The Shift Register Empty interrupt flag and enable are the SRMTIF and SRMTIE bits respectively. This interrupt is only available in master mode and triggers when a data transfer completes and conditions are not present to start a new transfer, as dictated by the TXR and RXR bits (see Table 34-1 for conditions for starting a new Master mode data transfer with different TXR/ RXR settings). This interrupt will be triggered at the end of the last full bit period, after SCK has been low for one 1/2-baud period. See Figure 30-13 for more details of the timing of this interrupt as well as other interrupts. This bit will not clear itself when the conditions for starting a new transfer occur, and must be cleared in software.

34.8.3.2 Transfer Counter is Zero Interrupt

The Transfer Counter is zero interrupt flag and enable are the TCZIF and TCZIE bits, respectively. This interrupt will trigger when the transfer counter (defined by BMODE, SPIxTCTH/L and SPIxTWIDTH) decrements from one to zero. See Figure 30-13 for more details on the timing of this interrupt as well as other interrupts. This bit must be cleared in software. Note: The TCZIF flag only indicates that the transfer counter has decremented from one to zero, and may not indicate that the entire data transfer process is complete. Either poll the BUSY bit of SPIxCON2 and wait for it to be cleared or use the Shift Register Empty Interrupt (SRMTIF) to determine if a data transfer is fully complete.

34.8.3.3 Start of Slave Select and End of Slave Select Interrupts

The start of slave select interrupt flag and enable are the SOSIF and SOSIE bits, respectively, and the end of slave select interrupt flag and enable are similarly designated by the EOSIF and EOSIE bits. These interrupts trigger at the leading and trailing edges of the slave select input. Note that the interrupts are active in both master and slave mode, and will trigger on transitions of the slave select input regardless of which mode the SPI is in. In Master mode, PPS should be used to route the slave select input to the same pin as the slave select output, allowing these interrupts to trigger on changes to the slave select output. Also note that in slave mode, changing the SSET bit can trigger these interrupts, as it changes the effective input value of slave select. Both SOSIF and EOSIF must be cleared in software




FIGURE 34-14: TRANSFER AND SLAVE SELECT INTERRUPT TIMINGS





FIGURE 35-12: I²C SLAVE, 10-BIT ADDRESS, TRANSMISSION






35.5.7 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled automatically following an address/data byte transmission. The SCL pin is pulled low and the contents of the Acknowledge Data bits (ACKDT/ACKCNT) are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The master then waits one clock period (TSCL) and the SCL pin is released high. When the SCL pin is sampled high (clock arbitration), the master counts another TSCL. The SCL pin is then pulled low. Figure 35-17 shows the timings for Acknowledge sequence.





35.5.8 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of receive/transmit when I2CxCNT = 0. After the last byte of a receive/transmit sequence, the SCL line is held low. The master asserts the SDA line low. The SCL pin is then released high TSCL/2 later and is detected high. The SDA pin is then released. When the SDA pin tran-


sitions high while SCL is high, the PCIF bit of the I2CxIF register is set. Figure 35-18 shows the timings for a Stop condition.

R-0	R-0	R-0	R-0	R-0	U-0	U-0	U-0
BFRE ⁽³		MMA	R ^(1, 2)	D			
bit 7	01111		IX. I	D			bit
							Dit
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
u = Bit is ι	unchanged	x = Bit is unk	nown	-n/n = Value	at POR and B	OR/Value at all o	ther Resets
1' = Bit is	set	'0' = Bit is cle	eared	HS = Hardwa	are set HC	= Hardware clea	r
oit 7	BFRE: Bus F	- ree Status bit ⁽	3)				
		s the I ² C bus is					
				for time-out se ource for this bit		CON2 <bfret<1< td=""><td>:0>> bits.</td></bfret<1<>	:0>> bits.
				ected, this bit r			
oit 6		Nodule Active			,		
				a received mate	ching 7-bit slav	/e address	
						lave low addres	S
					ching 10-bit sla	ave high w/ read	address, or
		previous match by any Restar					
		d by BTOIF and					
bit 5	MMA: Maste	r Module Activ	e Status bit				
	1 = Master	Mode state ma	chine is active	9			
				erts a Start on t	bus		
		state machine when BCLIF i					
		when Stop is		master.			
			-		essfully shifts o	out a Stop condit	ion.
bit 4	R: Read Info	rmation bit ^{(1, 2}	.)				
			•	(high) address		equest	
	0 = Indicates	s the last matc	ning received	(high) address	was a Write		
bit 3	D: Data bit						
				insmitted was o insmitted was a			
bit 2-0		nted: Read as					
Note 1:	This bit holds the					h. Addresses tra	nsmitted by
	the Master or app						
2:	Clock requests an	•	•			es.	
3:	Software must use	e the FN bit to	force Master o	or Slave hardwa	are to Idle		

3: Software must use the EN bit to force Master or Slave hardware to Idle.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADB7	ADB6	ADB5	ADB4	ADB3	ADB2	ADB1	ADB0
pit 7						·	bit C
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
u = Bit is uncha	nged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	DR/Value at all c	ther Resets
1' = Bit is set		'0' = Bit is clea	ared	HS = Hardwa	re set HC =	= Hardware clea	r
bit 7-0	Received R/W: Read Received MODE<2:0> = ADB<7:0> = Received MODE<2:0> = Unused in t MODE<2:0> =	Address Data matching 7-bit /not-Write Data read/write valu = 01x Address Data matching lowe = 100 this mode; bit s	s slave addres bit ue from 7-bit a byte er 8-bits of 10- tate is a don't	address byte -bit slave addre	ess data		

REGISTER 35-16: I2CxADB0 – I²C ADDRESS DATA BUFFER 0 REGISTER⁽¹⁾







FIGURE 38-9: DIFFERENTIAL CVD WITH GUARD RING OUTPUT WAVEFORM



38.5.5 ADDITIONAL SAMPLE AND HOLD CAPACITANCE

Additional capacitance can be added in parallel with the internal sample and hold capacitor (CHOLD) by using the ADCAP register. This register selects a digitally programmable capacitance which is added to the ADC conversion bus, increasing the effective internal capacitance of the sample and hold capacitor in the ADC module. This is used to improve the match between internal and external capacitance for a better sensing performance. The additional capacitance does not affect analog performance of the ADC because it is not connected during conversion. See Figure 38-10.

REGISTER 38-2: ADCON1: ADC CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0
PPOL	IPEN	GPOL	-	-	—	-	DSEN
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 **PPOL:** Precharge Polarity bit If PRE>0x00:

PPOL	Action During 1st Precharge Stage				
	External (selected analog I/O pin)	Internal (AD sampling capacitor)			
1	Connected to VDD	C _{HOLD} connected to Vss			
0	Connected to Vss	C _{HOLD} connected to VDD			

Otherwise:

The bit is ignored

bit 6 IPEN: A/D Inverted Precharge Enable bit

If DSEN = 1

- 1 = The precharge and guard signals in the second conversion cycle are the opposite polarity of the first cycle
- 0 = Both Conversion cycles use the precharge and guards specified by ADPPOL and ADGPOL

Otherwise:

The bit is ignored

bit 5 **GPOL:** Guard Ring Polarity Selection bit

- 1 = ADC guard Ring outputs start as digital high during Precharge stage
- 0 = ADC guard Ring outputs start as digital low during Precharge stage


bit 4-1 Unimplemented: Read as '0'

- bit 0 DSEN: Double-sample enable bit
 - 1 = Two conversions are performed on each trigger. Data from the first conversion appears in PREV
 - 0 = One conversion is performed for each trigger

BTFSC	Bit Test File, Skip if Clear			BTFSS	Bit Test Fil	Bit Test File, Skip if Set			
Syntax:	BTFSC f, b	BTFSC f, b {,a} Syntax:		Syntax:	BTFSS f, b	BTFSS f, b {,a}			
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$			Operands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b < 7 \end{array}$			
Operation:	skip if (f) = 0			Operation:	skip if (f)	skip if (f) = 1			
Status Affected:	None			Status Affected	None	None			
Encoding:	1011 bbba ffff ffff			Encoding:	1010	1010 bbba ffff ffff			
Description:	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 43.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			Description:	instruction is the next instru- current instru- and a NOP is this a 2-cycle If 'a' is '0', the 'a' is '1', the I GPR bank. If 'a' is '0' and set is enable in Indexed Li mode where See Section Bit-Oriented	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 43.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:	1			Words:	1				
Cycles:		cles if skip and 2-word instruc		Cycles:		cles if skip and 2-word instruc			
Q Cycle Activity:				Q Cycle Activit	y:				
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4		
Decode	Read	Process Data	No	Decod		Process Data	No		
lf skip:	register 'f'	Dala	operation	lf skip:	register 'f'	Dala	operation		
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4		
No	No	No	No	No	No	No	No		
operation	operation	operation	operation	operatio		operation	operation		
If skip and followed	-		<u>.</u>		wed by 2-word in		<u>.</u>		
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4		
No operation	No operation	No operation	No operation	No operatio	No operation	No operation	No operation		
No operation	No operation	No operation	No operation	No operatio	No	No operation	No operation		
Example: Before Instruct PC After Instruction If FLAG< PC If FLAG< PC	FALSE : TRUE : ion = add n 1> = 0; = add 1> = 1;	rFSC FLAG ress (HERE) ress (TRUE) ress (FALSE)	, 1, O	lf FL/	FALSE : TRUE : truction = ad Jction 4G<1> = 0; PC = ad AG<1> = 1;				

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensi	MIN	NOM	MAX		
Number of Pins	N	28			
Pitch	е	0.40 BSC			
Overall Height	A	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.127 REF			
Overall Width	E	4.00 BSC			
Exposed Pad Width	E2	2.55	2.65	2.75	
Overall Length	D	4.00 BSC			
Exposed Pad Length	D2	2.55	2.65	2.75	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2 Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2