



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	64 x 8
RAM Size	68 × 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f84a-20-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Table of Contents**

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

## 4.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PIC<sup>®</sup> Mid-Range Reference Manual (DS33023).

## 4.1 PORTA and TRISA Registers

PORTA is a 5-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Note:	On a Power-on Reset, these pins are con-
	figured as inputs and read as '0'.

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read. This value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

BCF	STATUS, RPO	;	
CLRF	PORTA	;	Initialize PORTA by
		;	clearing output
		;	data latches
BSF	STATUS, RPO	;	Select Bank 1
MOVLW	0x0F	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISA	;	Set RA<3:0> as inputs
		;	RA4 as output
		;	TRISA<7:5> are always
		;	read as '0'.

#### FIGURE 4-1:

#### BLOCK DIAGRAM OF PINS RA3:RA0





FIGURE 4-2:

BLOCK DIAGRAM OF PIN RA4



#### TABLE 4-1: PORTA FUNCTIONS

Name	Bit0	Buffer Type	Function
RA0	bit0	TTL	Input/output
RA1	bit1	TTL	Input/output
RA2	bit2	TTL	Input/output
RA3	bit3	TTL	Input/output
RA4/T0CKI	bit4	ST	Input/output or external clock input for TMR0. Output is open drain type.

Legend: TTL = TTL input, ST = Schmitt Trigger input

## TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
05h	PORTA	_	_		RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	u uuuu
85h	TRISA	_	_		TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are unimplemented, read as '0'.

Name	Bit	Buffer Type	I/O Consistency Function
RB0/INT	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

## TABLE 4-3:PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger.

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

#### TABLE 4-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
0Bh,8Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u


Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

# TABLE 6-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Mode	Freq	OSC1/C1	OSC2/C2		
LP	32 kHz	68 - 100 pF	68 - 100 pF		
	200 kHz	15 - 33 pF	15 - 33 pF		
XT	100 kHz	100 - 150 pF	100 - 150 pF		
	2 MHz	15 - 33 pF	15 - 33 pF		
	4 MHz	15 - 33 pF	15 - 33 pF		
HS	4 MHz	15 - 33 pF	15 - 33 pF		
	20 MHz	15 - 33 pF	15 - 33 pF		
Note:	of the oscill start-up time guidance on mode, as we driving crysta cation. Sinc characteristic crystal ma values of ext	ator, but also . These values ly. Rs may be ell as XT mode als with low driv e each crysta cs, the user sho nufacturer for ternal component	ses the stability increases the s are for design required in HS , to avoid over- ve level specifi- il has its own buld consult the r appropriate ents. 30 pF is recom-		

#### 6.2.3 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) values, capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types also affects the oscillation frequency, especially for low CEXT values. The user needs to take into account variation, due to tolerance of the external R and C components. Figure 6-3 shows how an R/C combination is connected to the PIC16F84A.






FIGURE 6-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





FIGURE 6-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME



#### 6.9 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users wish to save key register values during an interrupt (e.g., W register and STATUS register). This is implemented in software.

The code in Example 6-1 stores and restores the STATUS and W register's values. The user defined registers, W\_TEMP and STATUS\_TEMP are the temporary storage locations for the W and STATUS registers values.

Example 6-1 does the following:

- a) Stores the W register.
- b) Stores the STATUS register in STATUS\_TEMP.
- c) Executes the Interrupt Service Routine code.
- d) Restores the STATUS (and bank select bit) register.
- e) Restores the W register.

PUSH	MOVWF	W_TEMP	; Copy W to TEMP register,
	SWAPF	STATUS, W	; Swap status to be saved into W
	MOVWF	STATUS_TEMP	; Save status to STATUS_TEMP register
ISR	:		:
	:		; Interrupt Service Routine
	:		; should configure Bank as required
	:		;
POP	SWAPF	STATUS_TEMP,W	; Swap nibbles in STATUS_TEMP register
			; and place result into W
	MOVWF	STATUS	; Move W into STATUS register
			; (sets bank to original state)
	SWAPF	W_TEMP, F	; Swap nibbles in W_TEMP and place result in W_TEMP
	SWAPF	W_TEMP, W	; Swap nibbles in W_TEMP and place result into W

#### 6.10 Watchdog Timer (WDT)

The Watchdog Timer is a free running On-Chip RC Oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT wake-up causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming configuration bit WDTE as a '0' (Section 6.1).

#### 6.10.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION\_REG register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler (if assigned to the WDT) and prevent it from timing out and generating a device RESET condition.

The  $\overline{\text{TO}}$  bit in the STATUS register will be cleared upon a WDT time-out.

#### 6.10.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., Max. WDT Prescaler), it may take several seconds before a WDT time-out occurs.






TABLE 6-7: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
2007h	Config. bits	(2)	(2)	(2)	(2)	PWRTE <sup>(1)</sup>	WDTE	FOSC1	FOSC0	(2)	
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown. Shaded cells are not used by the WDT.

**Note 1:** See Register 6-1 for operation of the PWRTE bit.

2: See Register 6-1 and Section 6.12 for operation of the code and data protection bits.

## 6.11.3 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs **during or after** the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

#### 6.12 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

## 6.13 ID Locations

Four memory locations (2000h - 2004h) are designated as ID locations to store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable only during program/verify. Only the four Least Significant bits of ID location are usable.

## 6.14 In-Circuit Serial Programming

PIC16F84A microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. Customers can manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product, allowing the most recent firmware or custom firmware to be programmed.

For complete details of Serial Programming, please refer to the In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) Guide, (DS30277).

#### TABLE 7-2: PIC16CXXX INSTRUCTION SET

Operands         Description         Cycles         MSb         LSb         Affected         Note           BYTE-ORIENTED FILE REGISTER OPERATIONS           ADDWF         f, d         Add W and f         1         00         0111         dfff         ffff         Z         1,2           ANDWF         f, d         AND W with f         1         00         00101         dfff         ffff         Z         1,2           CLRF         f         Clear f         1         00         00101         dfff         fff         Z         1,2           CDECF         f, d         Decrement f, Skip if 0         1 (2)         00         1010         dfff         fff         Z         1,2           DECF         f, d         Increment f, Skip if 0         1 (2)         00         1010         dfff         fff         1,2           INCFSZ         f, d         Increment f, Skip if 0         1 (2)         00         1111         dfff         1,2         1,2           INCFSZ         f, d         Increment f, Skip if 0         1 (2)         00         1100         0000         dff ffff         1,2           INCFSZ         f, d         Notate Left (through Carry	Mnemonic, Description			14-Bit C		Opcode		Status		
ADDWF         f, d         Add W and f         1         00         0111         dff ffff         C,DC,Z         1.2           ANDWF         f, d         AND W with f         1         00         0101         dfff ffff         Z         2           CLRF         f         Clear f         1         00         0001         dfff ffff         Z         2           COMF         f, d         Complement f         1         00         0001         dfff ffff         Z         1.2           DECFSZ         f, d         Decrement f, Skip if 0         1 (2)         00         1011         dfff ffff         Z         1.2           INCFS         f, d         Increment f, Skip if 0         1 (2)         00         1111         dfff ffff         Z         1.2           INCFSZ         f, d         Increment f, Skip if 0         1 (2)         00         1111         dfff fffff         Z         1.2           INCFSZ         f, d         Move f         1         00         0000         dfff ffff         Z         1.2           MOVF         f, d         Rotate Left fthrough Carry         1         00         0000         dfff ffff         C         1.2			Description	Cycles	MSb			LSb	Affected	Notes
ANDWF         f, d         AND With f         1         00         0101         dff ffff         Z         12           CLRF         f         Clear f         1         00         0001         lfff ffff         Z         12           CLRW         -         Clear W         1         00         0001         lfff ffff         Z         12           COMF         f, d         Decrement f         1         00         0011         dfff ffff         Z         12           DECFSZ         f, d         Decrement f, Skip if 0         1 (2)         00         111         dfff ffff         Z         1,2           INCFSZ         f, d         Increment f, Skip if 0         1 (2)         00         1111         dfff ffff         Z         1,2           IORVF         f, d         Increment f, Skip if 0         1 (2)         00         1111         dfff ffff         Z         1,2           MOVF         f, d         Move f         1         00         0000         0xx0         0000           REF         f, d         Rotate Right fft mough Carry         1         00         110         dff ffff         C         1,2           SUBWF         f, d		BYTE-ORIENTED FILE REGISTER OPERATIONS								
CLRF         f         Clear f         Clear f         1         00         0001         lfff         fff         Z         2           COMF         f, d         Complement f         1         00         0001         0xxx <xxxx< td="">         Z         2           DECF         f, d         Decrement f, Skip if 0         1 (2)         00         1011         dfff ffff         Z         1,2           DECFSZ         f, d         Decrement f, Skip if 0         1 (2)         00         1111         dfff ffff         Z         1,2           INCF         f, d         Increment f, Skip if 0         1 (2)         00         1111         dfff ffff         Z         1,2           INCFVF         f, d         Move f         1         00         1001         dfff ffff         Z         1,2           INCFVF         f         Move f         1         00         100         dfff ffff         Z         1,2           MOVF         f         Move f         1         00         100         100         100         100         100         100         110         1,2         1,2         1,2         1,2         1,2         1,2         1,2         1,2</xxxx<>	ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
CLRW         -         Clear W         1         00         0001         0xxx         xxxx         Z           COMF         f, d         Complement f         1         00         0011         dfff         ffff         Z         1,2           DECF         f, d         Decrement f, Skip if 0         1 (2)         00         1011         dfff         ffff         Z         1,2           INCF         f, d         Increment f         1         00         1010         dfff         ffff         Z         1,2           INCFSZ         f, d         Increment f, Skip if 0         1 (2)         00         1111         dfff         ffff         Z         1,2           MOVF         f, d         Increment f, Skip if 0         1 (2)         00         1111         dfff         T         1,2           MOVF         f, d         Move f         1         00         0000         1ff         T         1,2           MOVF         f, d         Rotate Left fthrough Carry         1         00         1010         dfff         C,DC,Z         1,2           SUBWF         f, d         Subtract W from f         1         00         0100         dffff	ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
COMF         f, d         Complement f         1         00         1001         dfff         ffff         Z         1,2           DECF         f, d         Decrement f, Skip if 0         1 (2)         00         1011         dfff         ffff         Z         1,2           INCF         f, d         Increment f, Skip if 0         1 (2)         00         1010         dfff         ffff         Z         1,2           INCF         f, d         Increment f, Skip if 0         1 (2)         00         1010         dfff         ffff         Z         1,2           INCFSZ         f, d         Increment f         1         00         1000         dfff         ffff         Z         1,2           INCFV         f, d         Move W with f         1         00         1000         dfff         ffff         Z         1,2           MOVF         f, d         Rotate Left fthrough Carry         1         00         1000         0000         0xco 0000         RC         1,2           SUBWF         f, d         Subtract W from f         1         00         1010         dfff         ffff         Z         1,2           SUBWF         f, d         Sub	CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
DECF         f, d         Decrement f, Skip if 0         1         0         0011         dfff         fff         Z         1/2           DECFSZ         f, d         Increment f, Skip if 0         1 (2)         00         1011         dfff         fff         1/2           INCFSZ         f, d         Increment f, Skip if 0         1 (2)         00         1010         dfff         fff         Z         1/2           INCFSZ         f, d         Increment f, Skip if 0         1 (2)         00         1111         dfff         ffff         Z         1/2           INCFSZ         f, d         Increment f, Skip if 0         1         00         0100         dfff         ffff         Z         1/2           MOVF         f, d         Move f         1         00         0100         dfff         ffff         Z         1/2           MOVF         f, d         Rotate Left fhrough Carry         1         00         1010         dfff         ffff         Z         1/2           SUBWF         f, d         Subtract W from f         1         00         1010         dfff         ffff         1/2         1/2         1/2         1/2         1/2         1/2	CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
DECF         f, d         Decrement f, Skip if 0         1         00         0011         dfff         fff         Z         1, 2           DECFSZ         f, d         Decrement f, Skip if 0         1         1         00         1010         dfff         ffff         Z         1, 2           INCF         f, d         Increment f, Skip if 0         1         1         00         1010         dfff         ffff         Z         1, 2           INCFSZ         f, d         Increment f, Skip if 0         1         1         00         0100         dfff         ffff         Z         1, 2           INCFSZ         f, d         Inclusive OR W with f         1         00         0100         dfff         ffff         Z         1, 2           MOVF         f         Move f         No operation         1         00         0000         0000         0000         R         RF         f, d         Subtract W from f         1         00         1010         dfff         ffff         C         1, 2           SUBWF         f, d         Subtract W from f         1         00         1010         dfff         ffff         1, 2         1, 2           SWAPF <td>COMF</td> <td>f, d</td> <td>Complement f</td> <td>1</td> <td>00</td> <td>1001</td> <td>dfff</td> <td>ffff</td> <td>Z</td> <td>1,2</td>	COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
INCF         f, d         Increment f, Skip if 0         1         0         1010         dfff         ffff         Z         1,2           INCFSZ         f, d         Increment f, Skip if 0         1 (2)         00         1111         dfff         ffff         Z         1,2           IORWF         f, d         Inclusive OR W with f         1         00         0100         dfff         ffff         Z         1,2           MOVF         f, d         Move W to f         1         00         1000         dfff         ffff         Z         1,2           MOVF         f         Move W to f         1         00         1000         dfff         ffff         Z         1,2           MOVF         f, d         Rotate Left fthrough Carry         1         00         1100         dfff         ffff         C         1,2           SUBWF         f, d         Subtract W from f         1         00         1100         dfff         ffff         Z         1,2           XORWF         f, d         Subtract W from f         1         00         01010         dfff         ffff         Z         1,2           XORWF         f, d         Bit Set f	DECF	f, d		1	00	0011	dfff	ffff	Z	1,2
INCF         f, d         Increment f, Skip if 0         1         0         1010         dfff         ffff         Z         1,2           INCFSZ         f, d         Increment f, Skip if 0         1 (2)         00         1111         dfff         ffff         Z         1,2           IORWF         f, d         Inclusive OR W with f         1         00         0100         dfff         ffff         Z         1,2           MOVF         f, d         Move W to f         1         00         1000         dfff         ffff         Z         1,2           MOVF         f         Move W to f         1         00         1000         dfff         ffff         Z         1,2           MOVF         f, d         Rotate Left fthrough Carry         1         00         1100         dfff         ffff         C         1,2           SUBWF         f, d         Subtract W from f         1         00         1100         dfff         ffff         Z         1,2           XORWF         f, d         Subtract W from f         1         00         01010         dfff         ffff         Z         1,2           XORWF         f, d         Bit Set f	DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
INCFSZ         f, d         Increment f, Skip if 0         1 (2)         00         1111         dfff         ffff         1,2,           IORWF         f, d         Inclusive OR W with f         1         00         0100         dfff         ffff         Z         1,2,           MOVF         f, d         Move f         1         00         0100         dfff         ffff         Z         1,2,           MOVF         f, d         Move f         1         00         0100         dfff         ffff         Z         1,2,           MOVF         f         Move f         1         00         0000         0x00	INCF	f. d	Increment f	. ,	00	1010	dfff	ffff	Z	1,2
IORWF         f, d         Inclusive OR W with f         1         00         0100         dfff         ffff         Z         1, 2           MOVF         f, d         Move f         1         00         1000         dfff         ffff         Z         1, 2           MOVWF         f         Move W to f         1         00         1000         dfff         ffff         Z         1, 2           MOVF         f         Move W to f         1         00         1000         dfff         ffff         Z         1, 2           RF         f, d         Rotate Left fthrough Carry         1         00         1100         dfff         ffff         C         1, 2           SUBWF         f, d         Swap nibbles in f         1         00         101         dfff         ffff         1, 2           XORWF         f, d         Exclusive OR W with f         1         0         0100         dfff         ffff         1, 2           XORWF         f, d         Exclusive OR W with f         1         1         00         101         01bb         bfff         ffff         2         1, 2           XORWF         f, d         Bit Test f, Skip if Clear	INCFSZ	f. d	Increment f. Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
MOVF         f, d         Move f         1         00         1000         dfff         ffff         Z         1, 2           MOVF         f         Move W to f         1         00         0000         10ff         ffff         Z         1, 2           NOP         -         No Operation         1         00         0000         0xx0         0000         Cxx0         Cx1, 2         Cxx0         Cxx0         Cxx0         Cx1, 2         Cxx0         Cx1, 2         Cxx0         Cxx0         Cx0, Cx         Cx1, 2         Cxx0         Cxx0         Cx1, 2         C	IORWF	,							Z	1,2
MOWWF         f         Move W to f         1         00         0000         1ff ffff         fff           NOP         -         No Operation         1         00         0000         0xx0         0xx0         0x00         0x00         0xx0         0x00         0xx0         0x00	-	,								
NOP         -         No Operation         1         00         0000         0xx0         0000           RLF         f, d         Rotate Left fthrough Carry         1         00         1101         dfff         ffff         C         1,2           RRF         f, d         Subtract W from f         1         00         1000         dfff         ffff         C         1,2           SWAPF         f, d         Swap nibbles in f         1         00         0110         dfff         ffff         Z         1,2           XORWF         f, d         Exclusive OR W with f         1         00         0110         dfff         ffff         Z         1,2           BIT-ORIENTED FILE REGISTER OPERATIONS           BCF         f, b         Bit Clear f         1         01         00bb         bfff         ffff         1,2           BSF         f, b         Bit Set f         1         01         01bb         bfff         ffff         3           BTFSS         f, b         Bit Test f, Skip if Clear         1 (2)         01         11bb         bfff         ffff         3           CALL         k         Call subroutine         2		, -		-					_	.,_
RLF         f, d         Rotate Left fthrough Carry         1         00         1101         dfff         ffff         C         1,2           RRF         f, d         Rotate Right fthrough Carry         1         00         1100         dfff         ffff         C         1,2           SUBWF         f, d         Subtract W from f         1         00         0100         dfff         ffff         C,DC,Z         1,2           SWAPF         f, d         Swap nibbles in f         1         00         1110         dfff         ffff         Z,DC,Z         1,2           XORWF         f, d         Exclusive OR W with f         1         00         1100         dfff         ffff         Z         1,2           XORWF         f, d         Bit Clear f         1         01         00bb         bfff         ffff         1,2           BCF         f, b         Bit Test f, Skip if Clear         1         1         01         00bb         bfff         ffff         1,2           BTFSC         f, b         Bit Test f, Skip if Set         1         1         11         1111         111x         kkkk kkkk         Z           ADDLW         k         Add litera										
RRF         f, d         Rotate Right f through Carry         1         00         1100         dfff         fff         C         1,2           SUBWF         f, d         Subtract W from f         1         00         0010         dfff         ffff         C,DC,Z         1,2           SWAPF         f, d         Swap nibbles in f         1         00         0110         dfff         ffff         Z,DC,Z         1,2           XORWF         f, d         Exclusive OR W with f         1         00         0110         dfff         ffff         Z         1,2           BIT-ORIENTED FILE REGISTER OPERATIONS           BCF         f, b         Bit Clear f         1         01         00bb         bfff         ffff         1,2           BTFSC         f, b         Bit Test f, Skip if Clear         1 (2)         01         10bb         bfff         ffff         3           CLITERAL AND CONTROL OPERATIONS         LITERAL AND CONTROL OPERATIONS         Z         Z         Add literal and W         1         11         11101         kkkk kkkk         Z         Z           ADDLW         k         Add literal and W         1         1         11         1000         kkkk kkkk	-	f. d		-					С	1,2
SUBWF         f, d         Subtract W from f         1         00         0010         dfff         ffff         C,DC,Z         1,2           SWAPF         f, d         Swap nibbles in f         1         00         0110         dfff         ffff         Z         1,2           XORWF         f, d         Exclusive OR W with f         1         00         0110         dfff         ffff         Z         1,2           BIT-ORIENTED FILE REGISTER OPERATIONS           BCF         f, b         Bit Clear f         1         01         00bb         bfff         ffff         1,2           BSF         f, b         Bit Test f, Skip if Clear         1         01         01bb         bfff         ffff         1,2           BTFSS         f, b         Bit Test f, Skip if Set         1 (2)         01         10bb         bfff         ffff         3           LITERAL AND CONTROL OPERATIONS         Interal and W         1         11         111x         kkkk kkkk         Z         Z           ADDLW         k         Add literal and W         1         1         11         111x         kkkk kkkk         Z           CALL         k         Call subroutine		, -		-					-	1,2
SWAPF XORWF         f, d         Swap nibbles in f Exclusive OR W with f         1         00         1110         dfff         ffff         1,2           BIT-ORIENTED FILE REGISTER OPERATIONS           BIT-ORIENTED FILE REGISTER OPERATIONS           BCF         f, b         Bit Clear f         1         01         00bb         bfff         ffff         1,2           BSF         f, b         Bit Set f         1         01         00bb         bfff         ffff         1,2           BTFSC         f, b         Bit Test f, Skip if Clear         1         01         01bb         bfff         ffff         1,2           LITERAL AND CONTROL OPERATIONS           ADDLW         k         Add literal and W         1         11         111.001         kkkk         kkkk         Z           ANDLW         k         Add literal and W         1         11         11001         kkkk         kkkk         Z           CALL         k         Call subroutine         2         10         0kkk         kkkkk         Z           GOTO         k         Go to address         2         10         111.0000         kkkkkkkk         Z </td <td></td> <td>,</td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>,</td>		,		-					-	,
XORWF         f, d         Exclusive OR W with f         1         00         0110         dfff         ffff         Z         1,2           BIT-ORIENTED FILE REGISTER OPERATIONS           BCF         f, b         Bit Clear f         1         01         00bb         bfff         ffff         1,2           BSF         f, b         Bit Clear f         1         1         01         01bb         bfff         ffff         1,2           BTFSC         f, b         Bit Test f, Skip if Clear         1         1         01         01bb         bfff         ffff         1,2           ADDLW         k         Add literal and W         1         1         111         111x         kkkk         kkkk         Z         Z           ADDLW         k         Add literal and W         1         1         11         111x         kkkk         kkkk         Z           ADDLW         k         Call subroutine         2         10         0kkk         kkkk         Z         Z           GOTO         k         Go to address         2         10         0kkk         kkkk         Z           OCOTO         K		,							0,20,2	
BIT-ORIENTED FILE REGISTER OPERATIONS         BCF       f, b       Bit Clear f       1       01       00bb       bfff       ffff       1,2         BSF       f, b       Bit Set f       1       01       01bb       bfff       ffff       1,2         BTFSC       f, b       Bit Test f, Skip if Clear       1 (2)       01       10bb       bfff       ffff       3         BTFSS       f, b       Bit Test f, Skip if Set       1 (2)       01       11bb       bfff       ffff       3         LITERAL AND CONTROL OPERATIONS         ADDLW       k       Add literal and W       1       11       111       111x       kkkk       kkkk       Z         ADDLW       k       Add literal with W       1       1       11       1001       kkkk       kkkk       Z         CALL       k       Call subroutine       2       10       0kkk       kkkk       Z       TO,PD         GOTO       k       Go to address       2       10       11kkk       kkkk       Z       MOVLW       TO,PD         MOVLW       k       Inclusive OR literal with W       1       11       00000       0001		,		-					7	
BCFf, bBit Clear f10100bbbfffffff1,2BSFf, bBit Set f10101bbbfffffff1,2BTFSCf, bBit Test f, Skip if Clear1 (2)0110bbbfffffff3BTFSSf, bBit Test f, Skip if Set1 (2)0111bbbfffffff3LITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111kkkkkkkZADDLWkAND literal with W1111001kkkkkkkkZCALLkCall subroutine2100kkkkkkkZCLRWDT-Clear Watchdog Timer11000000100TO,PDGOTOkGo to address2101kkkkkkkZIORLWkInclusive OR literal with W111000xkkkkZMOVLWkMove literal to W111000xkkkkZRETFIE-Return from interrupt20000001001RETLWRETURN-Return with literal in W21101xxkkkkKkkkRETURN-Return from Subroutine20000001000SLEEP-Go into standby mode100000010011TO,PD		., a					4111		_	•,=
BSFf, bBit Set f10101bbbfffffff1,2BTFSCf, bBit Test f, Skip if Clear11110bbbfffffff3BTFSSf, bBit Test f, Skip if Set1(2)0111bbbfffffff3LITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111111xkkkkkkkkZANDLWkAdd literal with W1111001kkkkkkkkZCALLkCall subroutine2100kkkkkkkKkkkZGOTOkGo to address2101kkkkkkkZIORLWkInclusive OR literal with W1111000kkkkZMOVLWkReturn from interrupt200000000011001RETLWkReturn with literal in W21101xxkkkkkkkkRETURN-Return from Subroutine20000000001TO,PDSLEEP-Go into standby mode10000000101TO,PD	DOF	6.1		-	-	-				4.0
BTFSC BTFSSf, bBit Test f, Skip if Clear Bit Test f, Skip if Set1 (2)0110bbbfffffff3LITERAL AND CONTROL OPERATIONSADDLW ANDLWkAdd literal and W111111111xkkkkkkkkZANDLW CALLkAdd literal with W1111111001kkkkkkkkZCALL GOTOkCall subroutine2100kkkkkkkkkkkZCIRWDT GOTOClear Watchdog Timer 	-	, -		-	-					
BTFSSf, bBit Test f, Skip if Set1 (2)0111bbbfffffff3LITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111111xkkkkkkkkC,DC,ZANDLWkAND literal with W1111001kkkkkkkkZCALLkCall subroutine2100kkkkkkkkkkkZCLRWDT-Clear Watchdog Timer100000001100100TO,PDGOTOkGo to address2101kkkkkkkZIORLWkInclusive OR literal with W1111000kkkkkkkkMOVLWkMove literal to W1110000000001001RETLWkReturn from interrupt200000000001001RETLWkReturn with literal in W21101xxkkkkkkkkRETURN-Return from Subroutine20000000001TO,PDSLEEP-Go into standby mode10000000110TO,PD	-	,		-	-					,
LITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111111xkkkkkkkkC,DC,ZANDLWkAND literal with W11111001kkkkkkkkZCALLkCall subroutine2100kkkkkkkkkkkZCLRWDT-Clear Watchdog Timer100000001100100TO,PDGOTOkGo to address2101kkkkkkkkkkkZIORLWkInclusive OR literal with W1111000kkkkkkkkZMOVLWkMove literal to W1110000000001001RETFIERETFIE-Return from interrupt200000000001001RETLWRETURN-Return from Subroutine200000000001000SLEEP-Go into standby mode10000000110TO,PD		,			-					
ADDLWkAdd literal and W111111 111xkkkkkkkkC,DC,ZANDLWkAND literal with W1111001kkkkkkkkZCALLkCall subroutine2100kkkkkkkkkkkZCLRWDT-Clear Watchdog Timer100000001100100TO,PDGOTOkGo to address2101kkkkkkkkkkkZIORLWkInclusive OR literal with W1111000kkkkkkkkZMOVLWkMove literal to W111000xxkkkkkkkkZRETFIE-Return from interrupt200000000011001RETLWkReturn with literal in W21101xxkkkkkkkkRETURN-Return from Subroutine20000000001TO,PDSLEEP-Go into standby mode10000000110TO,PD	BIESS	f, b			-	11bb	bfff	ffff		3
ANDLWkAND literal with W1111001kkkkkkkkZCALLkCall subroutine2100kkkkkkkkkkkKkkkZCLRWDT-Clear Watchdog Timer100000001100100TO,PDGOTOkGo to address2101kkkkkkkkkkkKkkkZIORLWkInclusive OR literal with W1111000kkkkkkkkZMOVLWkMove literal to W111000000001001FRETFIE-Return from interrupt200000000001001RETLWkReturn with literal in W21101xxkkkkkkkkRETURN-Return from Subroutine200000000001000SLEEP-Go into standby mode10000000110TO,PD			LITERAL AND CONTROL	OPERAT	IONS					
CALLkCall subroutine2100kkkkkkkkkkkkkkkCLRWDT-Clear Watchdog Timer100000001100100TO,PDGOTOkGo to address2101kkkkkkkkkkkZIORLWkInclusive OR literal with W1111000kkkkkkkkZMOVLWkMove literal to W111000000001001FRETFIE-Return from interrupt200000000001001RETLWkReturn with literal in W21101xxkkkkkkkkRETURN-Return from Subroutine200000000001000SLEEP-Go into standby mode10000000110TO,PD	ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
CLRWDT       -       Clear Watchdog Timer       1       00       0000       0110       0100         GOTO       k       Go to address       2       10       1kkk       kkkk       kkkk         IORLW       k       Inclusive OR literal with W       1       11       1000       kkkk       kkkk         IORLW       k       Inclusive OR literal with W       1       11       1000       kkkk       kkkk         MOVLW       k       Move literal to W       1       11       00000       0000       1001         RETFIE       -       Return from interrupt       2       00       0000       0000       1001         RETLW       k       Return with literal in W       2       11       01xx       kkkk       kkkk         RETURN       -       Return from Subroutine       2       00       0000       0001       1000         SLEEP       -       Go into standby mode       1       00       0000       0110       TO,PD	ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
GOTO         k         Go to address         2         10         1kkk         kkkk         kkkk           IORLW         k         Inclusive OR literal with W         1         11         1000         kkkk         kkkk         Z           MOVLW         k         Move literal to W         1         11         1000         kkkk         kkkk         Z           RETFIE         -         Return from interrupt         2         00         0000         1001           RETLW         k         Return with literal in W         2         11         01xx         kkkk         kkkk           RETURN         -         Return from Subroutine         2         00         0000         1000           SLEEP         -         Go into standby mode         1         00         0000         011         TO,PD	CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
IORLW         k         Inclusive OR literal with W         1         11         1000         kkk         kkkk         Z           MOVLW         k         Move literal to W         1         11         1000         kkkk         kkkk         Z           RETFIE         -         Return from interrupt         2         00         0000         0000         1001           RETLW         k         Return with literal in W         2         11         01xx         kkkk         kkkk           RETURN         -         Return from Subroutine         2         00         0000         1000           SLEEP         -         Go into standby mode         1         00         0000         011         TO,PD	CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
MOVLW         k         Move literal to W         1         11         00xx         kkkk         kkkk           RETFIE         -         Return from interrupt         2         00         0000         0001         1001           RETLW         k         Return with literal in W         2         11         01xx         kkkk         kkkk           RETURN         -         Return from Subroutine         2         00         0000         1000           SLEEP         -         Go into standby mode         1         00         0000         011         TO,PD	GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE         -         Return from interrupt         2         00         0000         1001           RETLW         k         Return with literal in W         2         11         01xx         kkkk         kkkk           RETURN         -         Return from Subroutine         2         00         0000         1000           SLEEP         -         Go into standby mode         1         00         0000         011         TO,PD	IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
RETLW         k         Return with literal in W         2         11         01xx         kkkk         kkkk           RETURN         -         Return from Subroutine         2         00         0000         1000           SLEEP         -         Go into standby mode         1         00         0000         011         TO,PD	MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETURN         -         Return from Subroutine         2         00         0000         1000           SLEEP         -         Go into standby mode         1         00         0000         011         TO,PD	RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
SLEEP         -         Go into standby mode         1         00         0000         0110         0011         TO,PD	RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
	RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
	SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
	SUBLW	k	Subtract W from literal	1	11				C,DC,Z	
XORLW k Exclusive OR literal with W 1 11 1010 kkkk kkkk Z				1						

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

**Note:** Additional information on the mid-range instruction set is available in the PIC<sup>®</sup> Mid-Range MCU Family Reference Manual (DS33023).

## 7.1 Instruction Descriptions

ADDLW	Add Literal and W		
Syntax:	[ <i>label</i> ] ADDLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	$(W) + k \to (W)$		
Status Affected:	C, DC, Z		
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.		

BCF	Bit Clear f
Syntax:	[ <i>label</i> ] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[ <i>label</i> ] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[ <i>label</i> ] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W			
Syntax:	[ <i>label</i> ] ANDLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	(W) .AND. (k) $\rightarrow$ (W)			
Status Affected:	Z			
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.			

ANDWF	AND W with f
Syntax:	[ <i>label</i> ] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BTFSS	Bit Test f, Skip if Set
Syntax:	[ <i>label</i> ] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f <b>) = 1</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2Tcy instruction.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead, making it a 2TCY instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruc- tion is executed. If the result is 0, a NOP is executed instead, making it a 2TCY instruction.

Inclusive OR Literal with W

The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W

[label] IORLW k

(W) .OR.  $k \rightarrow (W)$ 

 $0 \leq k \leq 255$ 

register.

Ζ

GOTO	Unconditional Branch				
Syntax:	[ <i>label</i> ] GOTO k				
Operands:	$0 \leq k \leq 2047$				
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>				
Status Affected:	None				
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction.				

register 'f'.

INCF

Syntax: Operands:

Operation:

Description:

Status Affected:

PCLATH<4:3>. GOTO is a two- cycle instruction.		
Increment f	IORWF	Inclusive OR W with f
[label] INCF f,d	Syntax:	[ label ] IORWF f,d
$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
(f) + 1 $\rightarrow$ (destination)	Operation:	(W) .OR. (f) $\rightarrow$ (destination)
Z	Status Affected:	Z
The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in	Description:	Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in

IORLW

Syntax:

Operands:

Operation:

Description:

Status Affected:

register 'f'.

## 8.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

## 8.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

## 8.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

## 8.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:


- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 8.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

## 9.3.3 TIMING DIAGRAMS AND SPECIFICATIONS



#### TABLE 9-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Cond	litions
	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC		2	MHz	XT, RC osc	(-04, LF)
			DC	—	4	MHz	XT, RC osc	(-04)
			DC	—	20	MHz	HS osc	(-20)
			DC	—	200	kHz	LP osc	(-04, LF)
		Oscillator Frequency <sup>(1)</sup>	DC	_	2	MHz	RC osc	(-04, LF)
			DC	—	4	MHz	RC osc	(-04)
			0.1	—	2	MHz	XT osc	(-04, LF)
			0.1	—	4	MHz	XT osc	(-04)
			1.0	—	20	MHz	HS osc	(-20)
			DC	_	200	kHz	LP osc	(-04, LF)
1	Tosc	External CLKIN Period <sup>(1)</sup>	500		-	ns	XT, RC osc	(-04, LF)
			250	—	—	ns	XT, RC osc	(-04)
			50	—	—	ns	HS osc	(-20)
			5.0	_	_	μS	LP osc	(-04, LF)
		Oscillator Period <sup>(1)</sup>	500		_	ns	RC osc	(-04, LF)
			250	—	—	ns	RC osc	(-04)
			500	—	10,000	ns	XT osc	(-04, LF)
			250	—	10,000	ns	XT osc	(-04)
			50	—	1,000	ns	HS osc	(-20)
			5.0	—	_	μS	LP osc	(-04, LF)
2	Тсү	Instruction Cycle Time <sup>(1)</sup>	0.2	4/Fosc	DC	μS		
3	TosL,	Clock in (OSC1) High or Low	60	—	—	ns	XT osc	(-04, LF)
	TosH	Time	50	—	—	ns	XT osc	(-04)
			2.0	—	—	μS	LP osc	(-04, LF)
			17.5	—	_	ns	HS osc	(-20)
4	TosR,	Clock in (OSC1) Rise or Fall	25	—	—	ns	XT osc	(-04)
	TosF	Time	50	—	—	ns	LP osc	(-04, LF)
			7.5	—	—	ns	HS osc	(-20)

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (Tcr) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.








FIGURE 10-18: MINIMUM AND MAXIMUM VIN vs. VDD (ST INPUT, -40°C TO +125°C)






D

☐ 0.20 C A-B

2X



NOTE 5 D A Ν пппп Π ПППП E/2 E1 Е 0.10 C D || || || 1 2 3 Ш 0.33 C 2X 2X N/2 TIPS NOTE 1 NX b ⊕0.25@CA-BD NOTE 5 в е TOP VIEW 0.10 C 1 0.10 C NX А SEATING PLANE A2 Ċ A1 SIDE VIEW





VIEW A-A

Microchip Technology Drawing C04-051C Sheet 1 of 2

## 18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW C

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	18			
Pitch	е	1.27 BSC			
Overall Height	Α	I	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	11.55 BSC			
Chamfer (Optional)	h	0.25 - 0.75			
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.40 REF			
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.20	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-051C Sheet 2 of 2

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX		
Contact Pitch	E		1.27 BSC			
Contact Pad Spacing	С		9.40			
Contact Pad Width	Х			0.60		
Contact Pad Length	Y			2.00		
Distance Between Pads	Gx	0.67				
Distance Between Pads	G	7.40				

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2051A

## **PIC16F84A PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information (e.g., on pricing or delivery) refer to the factory or the listed sales office.

PART NO.	-XX X /XX XXX Frequency Temperature Package Pattern Range Range	Examples: a) PIC16F84A -04/P 301 = Commercial temp., PDIP package, 4 MHz, normal VDD limits, QTP pattern #301.
Device	PIC16F84A <sup>(1)</sup> , PIC16F84AT <sup>(2)</sup> PIC16LF84A <sup>(1)</sup> , PIC16LF84AT <sup>(2)</sup>	<ul> <li>b) PIC16LF84A - 04I/SO = Industrial temp., SOIC package, 200 kHz, Extended VDD limits.</li> </ul>
Frequency Range	04 = 4 MHz 20 = 20 MHz	<ul> <li>c) PIC16F84A - 20I/P = Industrial temp., PDIP package, 20 MHz, normal VDD limits.</li> </ul>
Temperature Range	$- = 0^{\circ}C$ to $+70^{\circ}C$ I = $-40^{\circ}C$ to $+85^{\circ}C$	
Package	P = PDIP SO = SOIC (Gull Wing, 300 mil body) SS = SSOP	<ul> <li>Note 1: F = Standard VDD range LF = Extended VDD range</li> <li>2: T = in tape and reel - SOIC and SSOP packages only.</li> </ul>
Pattern	QTP, SQTP, ROM Code (factory specified) or Special Requirements . Blank for OTP and Windowed devices.	

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2001-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769409

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.