

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	64 x 8
RAM Size	68 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f84at-04i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2 Data Memory Organization

The data memory is partitioned into two areas. The first is the Special Function Registers (SFR) area, while the second is the General Purpose Registers (GPR) area. The SFRs control the operation of the device.

Portions of data memory are banked. This is for both the SFR area and the GPR area. The GPR area is banked to allow greater than 116 bytes of general purpose RAM. The banked areas of the SFR are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the STATUS Register. Figure 2-2 shows the data memory map organization.

Instructions MOVWF and MOVF can move values from the W register to any location in the register file ("F"), and vice-versa.

The entire data memory can be accessed either directly using the absolute address of each register file or indirectly through the File Select Register (FSR) (Section 2.5). Indirect addressing uses the present value of the RP0 bit for access into the banked areas of data memory.

Data memory is partitioned into two banks which contain the general purpose registers and the special function registers. Bank 0 is selected by clearing the RP0 bit (STATUS<5>). Setting the RP0 bit selects Bank 1. Each Bank extends up to 7Fh (128 bytes). The first twelve locations of each Bank are reserved for the Special Function Registers. The remainder are General Purpose Registers, implemented as static RAM.

2.2.1 GENERAL PURPOSE REGISTER FILE

Each General Purpose Register (GPR) is 8-bits wide and is accessed either directly or indirectly through the FSR (Section 2.5).

The GPR addresses in Bank 1 are mapped to addresses in Bank 0. As an example, addressing location 0Ch or 8Ch will access the same GPR.

FIGURE 2-2: REGISTER FILE MAP -PIC16F84A



2.3.1 STATUS REGISTER

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bit for data memory.

As with any register, the STATUS register can be the destination for any instruction. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as $000u \ uluu$ (where u = unchanged).

Only the BCF, BSF, SWAPF and MOVWF instructions should be used to alter the STATUS register (Table 7-2), because these instructions do not affect any status bit.

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16F84A and should be programmed as cleared. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
 - 2: The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.
 - 3: When the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. The specified bit(s) will be updated according to device logic

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
	IRP	RP1	RP0	TO	PD	Z	DC	С	
	bit 7					•	•	bit 0	
bit 7-6	Unimplem	ented: Mair	ntain as '0'						
bit 5	RP0: Regis	ster Bank Se	elect bits (us	ed for direct	addressin	g)			
	01 = Bank	1 (80h - FF	h)						
	00 = Bank	0 (00h - 7Fi	n)						
bit 4	TO: Time-c	out bit			• ,				
	1 = After p 0 = A WD	ower-up, CI T time-out o	CRWDT INStru	ction, or SL	EEP Instruc	tion			
bit 3	PD: Power	-down bit							
	1 = After p	ower-up or	by the CLRW	DT instruction	on				
	0 = By exe	ecution of the	e SLEEP ins	truction					
bit 2	Z: Zero bit	Z: Zero bit							
	1 = The re	esult of an ar	ithmetic or l	ogic operati	on is zero				
	0 = The re	esult of an ar	ithmetic or l	ogic operati	on is not ze	ero			
bit 1	DC: Digit c is reversed	arry/borrow I)	bit (ADDWF, A	ADDLW,SUB	LW,SUBWF	instructions)	(for borrow,	the polarity	
	1 = A carr 0 = No car	y-out from th rry-out from	ne 4th low or the 4th low o	der bit of th order bit of t	e result oco he result	curred			
bit 0	C : Carry/b reversed)	orrow bit (A)	DDWF, ADDL	W,SUBLW,S	UBWF ins	tructions) (fo	r borrow, the	e polarity is	
	1 = A carr 0 = No car	y-out from th rry-out from	ne Most Sigr the Most Sig	nificant bit of gnificant bit	f the result of the resul	occurred t occurred			
	Note:	A subtractio	on is execute	ed by adding	g the two's	complement	of the secor	nd operand.	
		bit of the sc	ource registe	r.			ior the high		
	Legend:								
	R = Reada	ble bit	W = W	ritable bit	U = Uni	mplemented	bit, read as	'0'	
	- n = Value a	at POR	'1' = Bit	is set	'0' = Bit i	s cleared	x = Bit is ur	nknown	

TABLE 4-1: PORTA FUNCTIONS

Name	Bit0	Buffer Type	Function
RA0	bit0	TTL	Input/output
RA1	bit1	TTL	Input/output
RA2	bit2	TTL	Input/output
RA3	bit3	TTL	Input/output
RA4/T0CKI	bit4	ST	Input/output or external clock input for TMR0. Output is open drain type.

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
05h	PORTA	—	_	_	RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	u uuuu
85h	TRISA	_			TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are unimplemented, read as '0'.

Name	Bit	Buffer Type	I/O Consistency Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

TABLE 4-3:PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger.

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 4-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
0Bh,8Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

5.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- · Internal or external clock select
- Edge select for external clock
- 8-bit software programmable prescaler
- Interrupt-on-overflow from FFh to 00h

Figure 5-1 is a simplified block diagram of the Timer0 module.

Additional information on timer modules is available in the PIC[®] Mid-Range Reference Manual (DS33023).

5.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit TOCS (OPTION_REG<5>). In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, TOSE (OPTION_REG<4>). Clearing bit TOSE selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization. Additional information on external clock requirements is available in the PIC[®] Mid-Range Reference Manual, (DS33023).

5.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 5-2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The prescaler is not readable or writable.

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

Setting bit PSA will assign the prescaler to the Watchdog Timer (WDT). When the prescaler is assigned to the WDT, prescale values of 1:1, 1:2, ..., 1:128 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.



FIGURE 5-1: TIMER0 BLOCK DIAGRAM

6.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.7V). To take advantage of the POR, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD must be met for this to operate properly. See Electrical Specifications for details.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting*."

The POR circuit does not produce an internal RESET when VDD declines.

6.5 **Power-up Timer (PWRT)**

The Power-up Timer (PWRT) provides a fixed 72 ms nominal time-out (TPWRT) from POR (Figures 6-6 through 6-9). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level (possible exception shown in Figure 6-9).

A configuration bit, PWRTE, can enable/disable the PWRT. See Register 6-1 for the operation of the PWRTE bit for a particular device.

The power-up time delay TPWRT will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

6.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle delay (from OSC1 input) after the PWRT delay ends (Figure 6-6, Figure 6-7, Figure 6-8 and Figure 6-9). This ensures the crystal oscillator or resonator has started and stabilized.

The OST time-out (TOST) is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

When VDD rises very slowly, it is possible that the TPWRT time-out and TOST time-out will expire before VDD has reached its final value. In this case (Figure 6-9), an external Power-on Reset circuit may be necessary (Figure 6-5).

FIGURE 6-5: EXTI RES

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if VDD power-up rate is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R < 40 k Ω is recommended to make sure that voltage drop across R does not exceed 0.2V (max leakage current spec on MCLR pin is 5 μ A). A larger voltage drop will degrade VIH level on the MCLR pin.
 - **3:** $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into MCLR from external capacitor C, in the event of a MCLR pin breakdown due to ESD or EOS.

9.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	-0.3V to (VDD + 0.3V)
Voltage on VDD with respect to VSS	-0.3 to +7.5V
Voltage on MCLR with respect to Vss ⁽¹⁾	-0.3 to +14V
Voltage on RA4 with respect to Vss	-0.3 to +8.5V
Total power dissipation ⁽²⁾	
Maximum current out of Vss pin	
Maximum current into VDD pin	
Input clamp current, IIK (VI < 0 or VI > VDD)	± 20 mA
Output clamp current, Iok (Vo < 0 or Vo > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by PORTA	
Maximum current sourced by PORTA	
Maximum current sunk by PORTB	
Maximum current sourced by PORTB	100 mA
Note 4. Veltage epikes helew Ves at the \overline{MOLD} pin inducing surrants greater t	han 90 mA may aquaa latah un

- **Note 1:** Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, <u>may</u> cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.
 - **2:** Power dissipation is calculated as follows: Pdis = VDD x {IDD \sum IOH} + \sum {(VDD-VOH) x IOH} + \sum (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

9.1 DC Characteristics

PIC16LF84A-04 (Commercial, Industrial)				$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C &\leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C &\leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -40^{\circ}C &\leq TA \leq +125^{\circ}C \mbox{ (extended)} \end{array} $						
PIC16F84A-04 (Commercial, Industrial, Extended) PIC16F84A-20 (Commercial, Industrial, Extended)				ard Op ting ter	peratin mperat	i g Con ture	ditions (unless otherwise stated) $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended)			
Param No.	Param No. Symbol Characteristic				Мах	Units	Conditions			
	Vdd	Supply Voltage								
D001		16LF84A	2.0	—	5.5	V	XT, RC, and LP osc configuration			
D001		16F84A	4.0	—	5.5	V	XT, RC and LP osc configuration			
D001A			4.5	—	5.5	V	HS osc configuration			
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5	—	—	V	Device in SLEEP mode			
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	Vss		V	See section on Power-on Reset for details			
D004	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms				
	Idd	Supply Current (Note 2)								
D010		16LF84A	—	1	4	mA	RC and XT osc configuration (Note 4) Fosc = 2.0 MHz, VDD = 5.5V			
D010		16F84A	—	1.8	4.5	mA	RC and XT osc configuration (Note 4) Fosc = 4.0 MHz, VDD = 5.5V			
D010A D013			_	3 10	10 20	mA mA	RC and XT osc configuration (Note 4) Fosc = 4.0 MHz, VDD = 5.5V (During FLASH programming) HS osc configuration (PIC16F84A-20)			
D014			—	15	45	μA	LP osc configuration Fosc = 32 kHz, VDD = 2.0V, WDT disabled			

Legend: Rows with standard voltage device data only are shaded for improved readability.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NR Not rated for operation.

- **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD,
 - T0CKI = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.
 - **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula IR = VDD/2REXT (mA) with REXT in kOhm.
 - 5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD measurement.

9.2 DC Characteristics: PIC16F84A-04 (Commercial, Industrial) PIC16F84A-20 (Commercial, Industrial) PIC16LF84A-04 (Commercial, Industrial)

DC Characteristics All Pins Except Power Supply Pins			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C &\leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C &\leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ \mbox{Operating voltage VDD range as described in DC specifications} \\ \mbox{(Section 9.1)} \end{array}$						
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions		
	VIL	Input Low Voltage							
		I/O ports:							
D030		with TTL buffer	Vss	_	0.8	V	$4.5V \leq V\text{DD} \leq 5.5V \text{ (Note 4)}$		
D030A			Vss	—	0.16Vdd	V	Entire range (Note 4)		
D031		with Schmitt Trigger buffer	Vss	_	0.2Vdd	V	Entire range		
D032		MCLR, RA4/T0CKI	Vss	_	0.2Vdd	V			
D033		OSC1 (XT, HS and LP modes)	Vss	_	0.3Vdd	V	(Note 1)		
D034		OSC1 (RC mode)	Vss	_	0.1Vdd	V			
	Viн	Input High Voltage							
		I/O ports:		_					
D040		with TTL buffer	2.0	—	Vdd	V	$4.5V \le VDD \le 5.5V$ (Note 4)		
D040A			0.25VDD+0.8	_	VDD	V	Entire range (Note 4)		
D041		with Schmitt Trigger buffer	0.8 VDD	_	VDD		Entire range		
D042		MCLR,	0.8 VDD	_	VDD	V			
D042A		RA4/IOCKI	0.8 VDD	_	8.5	V			
D043		OSC1 (XT, HS and LP modes)	0.8 VDD	_	Vdd	V	(Note 1)		
D043A		OSC1 (RC mode)	0.9 Vdd		Vdd	V			
D050	VHYS	Hysteresis of Schmitt Trigger Inputs	—	0.1	_	V			
D070	Ipurb	PORTB Weak Pull-up Current	50	250	400	μA	VDD = 5.0V, VPIN = VSS		
	lı∟	Input Leakage Current (Notes 2, 3)							
D060		I/O ports	—	—	±1	μA	$\label{eq:VSS} \begin{split} &Vss \leq V\text{PIN} \leq V\text{DD}, \\ &Pin \text{ at hi-impedance} \end{split}$		
D061		MCLR, RA4/T0CKI	—	—	±5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$		
D063		OSC1	—	—	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration		

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. Do not drive the PIC16F84A with an external clock while the device is in RC mode, or chip damage may result.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: The user may choose the better of the two specs.

9.3 AC (Timing) Characteristics

9.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

Т				
F	Frequency	Т	Time	
Lowercase	e letters (pp) and their meanings:			
рр				_ [
2	to	OS, OSC	OSC1	
ck	CLKOUT	ost	oscillator start-up timer	
су	cycle time	pwrt	power-up timer	
io	I/O port	rbt	RBx pins	
inp	INT pin	tO	TOCKI	
mp	MCLR	wdt	watchdog timer	
Uppercase	e letters and their meanings:			
S				
F	Fall	Р	Period	
Н	High	R	Rise	
I	Invalid (high impedance)	V	Valid	
L	Low	Z	High Impedance	



CLKOUT AND I/O TIMING FIGURE 9-7:

TABLE 9-3:	CLKOUT AND I/O TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions	
10	TosH2ckL	OSC1↑ to CLKOUT↓	Standard	_	15	30	ns	(Note 1)
10A			Extended (LF)	_	15	120	ns	(Note 1)
11	TosH2ckH	OSC1↑ to CLKOUT↑	Standard		15	30	ns	(Note 1)
11A			Extended (LF)		15	120	ns	(Note 1)
12	TckR	CLKOUT rise time	Standard		15	30	ns	(Note 1)
12A			Extended (LF)		15	100	ns	(Note 1)
13	TckF	CLKOUT fall time	Standard		15	30	ns	(Note 1)
13A			Extended (LF)		15	100	ns	(Note 1)
14	TckL2ioV	CLKOUT \downarrow to Port out valid			_	0.5Tcy +20	ns	(Note 1)
15	TioV2ckH	Port in valid before	Standard	0.30Tcy + 30	—	_	ns	(Note 1)
		CLKOUT ↑	Extended (LF)	0.30Tcy + 80	_		ns	(Note 1)
16	TckH2iol	Port in hold after CLKOUT 1		0	_		ns	(Note 1)
17	TosH2ioV	OSC1↑ (Q1 cycle) to	Standard	_	—	125	ns	
		Port out valid	Extended (LF)	_	—	250	ns	
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port	Standard	10	—	_	ns	
		input invalid (I/O in hold time)	Extended (LF)	10	—	_	ns	
19	TioV2osH	Port input valid to OSC1 [↑]	Standard	-75	—	_	ns	
		(I/O in setup time)	Extended (LF)	-175	_		ns	
20	TioR	Port output rise time	Standard	_	10	35	ns	
20A			Extended (LF)	_	10	70	ns	
21	TioF	Port output fall time	Standard		10	35	ns	
21A			Extended (LF)	_	10	70	ns	
22	TINP	INT pin high	Standard	20	—	_	ns	
22A		or low time	Extended (LF)	55	—	_	ns	
23	Trbp	RB7:RB4 change INT	Standard	Tosc§	—	—	ns	
23A		high or low time	Extended (LF)	Tosc§	—	_	ns	

Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. † §

By design.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

FIGURE 9-9: TIMER0 CLOCK TIMINGS



TABLE 9-5: TIMER0 CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
40	Tt0H	T0CKI High Pulse	No Prescaler	0.5Tcy + 20	—		ns	
		Width	With Prescaler	50 30			ns ns	$2.0V \le VDD \le 3.0V$ $3.0V \le VDD \le 6.0V$
41	Tt0L	T0CKI Low Pulse	No Prescaler	0.5Tcy + 20	—	_	ns	
		Width	With Prescaler	50 20	_		ns ns	$\begin{array}{l} 2.0V \leq V\text{DD} \leq 3.0V\\ 3.0V \leq V\text{DD} \leq 6.0V \end{array}$
42	Tt0P	T0CKI Period		<u>Tcy + 40</u> N	—	_	ns	N = prescale value (2, 4,, 256)

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16F84A











FIGURE 10-15: TYPICAL, MINIMUM AND MAXIMUM Vol vs. Iol (VDD = 5V, -40°C TO +125°C)









FIGURE 10-18: MINIMUM AND MAXIMUM VIN vs. VDD (ST INPUT, -40°C TO +125°C)



18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν	18		
Pitch	е	.100 BSC		
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.880	.900	.920
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.014
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	_	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

APPENDIX A: REVISION HISTORY

Version	Date	Revision Description		
A	9/1998	This is a new data sheet. However, the devices described in this data sheet are the upgrades to the devices found in the <i>PIC16F8X Data Sheet</i> , DS30430.		
В	05/2001	Added DC and AC Characteristics Graphs and Tables to Section 10.		
С	11/2011	Updated the "Packaging Information" section.		

APPENDIX B: CONVERSION CONSIDERATIONS

Considerations for converting from one PIC16X8X device to another are listed in Table 1.

Difference	PIC16C84	PIC16F83/F84	PIC16CR83/	PIC16F84A
Program Memory Size	1K x 14	512 x 14 / 1K x 14	512 x 14 / 1K x 14	1K x 14
Data Memory Size	36 x 8	36 x 8 / 68 x 8	36 x 8 / 68 x 8	68 x 8
Voltage Range	2.0V - 6.0V (-40°C to +85°C)	2.0V - 6.0V (-40°C to +85°C)	2.0V - 6.0V (-40°C to +85°C)	2.0V - 5.5V (-40°C to +125°C)
Maximum Operating Fre- quency	10 MHz	10 MHz	10 MHz	20 MHz
Supply Current (IDD). See parameter # D014 in the electrical specs for more detail.	$ IDD (typ) = 60 \ \mu A \\ IDD (max) = 400 \ \mu A \\ (LP osc, Fosc = 32 \ kHz, VDD = 2.0V, \\ WDT disabled) $	$\begin{array}{l} \text{IDD} (\text{typ}) = 15 \ \mu\text{A} \\ \text{IDD} (\text{max}) = 45 \ \mu\text{A} \\ (\text{LP osc, Fosc} = 32 \ \text{kHz}, \\ \text{VDD} = 2.0\text{V}, \\ \text{WDT disabled} \end{array}$	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	
Power-down Current (IPD). See parameters # D020, D021, and D021A in the electrical specs for more detail.	$\label{eq:PD} \begin{array}{l} \mbox{IPD} \ (typ) = 26 \ \mu A \\ \mbox{IPD} \ (max) = 100 \ \mu A \\ \mbox{(VDD} = 2.0V, \\ \mbox{WDT} \ disabled, \ industrial) \end{array}$	$\begin{array}{l} \mbox{IPD} (typ) = 0.4 \ \mu A \\ \mbox{IPD} (max) = 9 \ \mu A \\ \mbox{(VDD} = 2.0V, \\ \mbox{WDT} \ \mbox{disabled, industrial)} \end{array}$	$\begin{array}{l} \mbox{IPD} (typ) = 0.4 \ \mu A \\ \mbox{IPD} (max) = 6 \ \mu A \\ \mbox{(VDD} = 2.0V, \\ \mbox{WDT} \ \mbox{disabled, industrial)} \end{array}$	$\begin{split} & \text{IPD} (\text{typ}) = 0.4 \; \mu\text{A} \\ & \text{IPD} (\text{max}) = 1 \; \mu\text{A} \\ & (\text{VDD} = 2.0\text{V}, \\ & \text{WDT disabled, industrial}) \end{split}$
Input Low Voltage (VIL). See parameters # D032 and D034 in the electrical specs for more detail.	VIL (max) = 0.2VDD (OSC1, RC mode)	VIL (max) = 0.1VDD (OSC1, RC mode)	VIL (max) = 0.1VDD (OSC1, RC mode)	VIL (max) = 0.1VDD (OSC1, RC mode)
Input High Voltage (VIH). See parameter # D040 in the electrical specs for more detail.	VIH (min) = 0.36 VDD (I/O Ports with TTL, 4.5 V \leq VDD \leq 5.5 V)	VIH (min) = $2.4V$ (I/O Ports with TTL, $4.5V \le VDD \le 5.5V$)	VIH (min) = $2.4V$ (I/O Ports with TTL, $4.5V \le VDD \le 5.5V$)	VIH (min) = $2.4V$ (I/O Ports with TTL, $4.5V \le VDD \le 5.5V$)
Data EEPROM Memory Erase/Write cycle time (TDEW). See parameter # D122 in the electrical specs for more detail.	TDEW (typ) = 10 ms TDEW (max) = 20 ms	TDEW (typ) = 10 ms TDEW (max) = 20 ms	TDEW (typ) = 10 ms TDEW (max) = 20 ms	TDEW (typ) = 4 ms TDEW (max) = 8 ms
Port Output Rise/Fall time (TioR, TioF). See parameters #20, 20A, 21, and 21A in the elec- trical specs for more detail.	TioR, TioF (max) = 25 ns (C84) TioR, TioF (max) = 60 ns (LC84)	TioR, TioF (max) = 35 ns (C84) TioR, TioF (max) = 70 ns (LC84)	TioR, TioF (max) = 35 ns (C84) TioR, TioF (max) = 70 ns (LC84)	TioR, TioF (max) = 35 ns (C84) TioR, TioF (max) = 70 ns (LC84)
MCLR on-chip filter. See parameter #30 in the electrical specs for more detail.	No	Yes	Yes	Yes
PORTA and crystal oscil- lator values less than 500 kHz	For crystal oscillator con- figurations operating below 500 kHz, the device may generate a spurious internal Q-clock when PORTA<0> switches state.	N/A	N/A	N/A
RB0/INT pin	TTL	TTL/ST* (*Schmitt Trigger)	TTL/ST* (*Schmitt Trigger)	TTL/ST* (*Schmitt Trigger)

TABLE 1:CONVERSION CONSIDERATIONS - PIC16C84, PIC16F83/F84, PIC16CR83/CR84,
PIC16F84A

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

S35007C

DS35007C-page 86