



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	64 x 8
RAM Size	68 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf84at-04-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



3.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory. These registers are:

- EECON1
- EECON2 (not a physically implemented register)
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. PIC16F84A devices have 64 bytes of data EEPROM with an address range from 0h to 3Fh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The writetime will vary with voltage and temperature as well as from chip to chip. Please refer to AC specifications for exact limits.

When the device is code protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access this memory.

Additional information on the Data EEPROM is available in the PIC[®] Mid-Range Reference Manual (DS33023).

	U-0	U-0	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0	
		_	—	EEIF	WRERR	WREN	WR	RD	
	bit 7							bit 0	
bit 7-5	Unimplem	Unimplemented: Read as '0'							
bit 4	EEIF: EEP	EEIF: EEPROM Write Operation Interrupt Flag bit							
		•	n completed n is not comp	•		,			
oit 3	WRERR: E	EPROM Er	ror Flag bit						
	(any M	 1 = A write operation is prematurely terminated (any MCLR Reset or any WDT Reset during normal operation) 0 = The write operation completed 							
oit 2	WREN: EE	PROM Writ	e Enable bit						
		write cycles write to the							
oit 1	WR: Write	Control bit							
	can onl	y be set (no	te. The bit is t cleared) in EPROM is o	software.	hardware o	nce write is	complete. T	he WR bit	
oit 0	RD: Read	Control bit							
	cleared	 1 = Initiates an EEPROM read RD is cleared in hardware. The RD bit can only be set (not cleared) in software. 							
	0 = Does n	ot initiate ar	EEPROM r	ead					
	Legend:								
	R = Reada	ble bit	W = W	ritable bit		-	bit, read as	'0'	
	- n = Value	at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is u	nknown	

REGISTER 3-1: EECON1 REGISTER (ADDRESS 88h)

TABLE 4-1: PORTA FUNCTIONS

Name	Bit0	Buffer Type	Function
RA0	bit0	TTL	Input/output
RA1	bit1	TTL	Input/output
RA2	bit2	TTL	Input/output
RA3	bit3	TTL	Input/output
RA4/T0CKI	bit4	ST	Input/output or external clock input for TMR0. Output is open drain type.

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
05h	PORTA	_	_		RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	u uuuu
85h	TRISA	_	_		TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are unimplemented, read as '0'.

Name	Bit	Buffer Type	I/O Consistency Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

TABLE 4-3:PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger.

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 4-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
0Bh,8Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

6.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC16F84A has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- OSC Selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- In-Circuit Serial Programming[™] (ICSP[™])

The PIC16F84A has a Watchdog Timer which can be shut-off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. This design keeps the device in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode offers a very low current power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Time-out or through an interrupt. Several oscillator options are provided to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select the various options.

Additional information on special features is available in the PIC[®] Mid-Range Reference Manual (DS33023).

6.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

Address 2007h is beyond the user program memory space and it belongs to the special test/configuration memory space (2000h - 3FFFh). This space can only be accessed during programming.

REGISTER 6-1: PIC16F84A CONFIGURATION WORD

R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u
CP	CP	СР	СР	CP	СР	СР	СР	СР	CP	PWRTE	WDTE	F0SC1	F0SC0
bit13			bit							bit0			
bit 13-4		CP: Code Protection bit 1 = Code protection disabled 0 = All program memory is code protected											
bit 3		PWRTE : Power-up Timer Enable bit 1 = Power-up Timer is disabled 0 = Power-up Timer is enabled											
bit 2		WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled											
bit 1-0	FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator												

6.3 RESET

The PIC16F84A differentiates between various kinds of RESET:

- Power-on Reset (POR)
- MCLR during normal operation
- MCLR during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)

Figure 6-4 shows a simplified block diagram of the On-Chip RESET Circuit. The $\overline{\text{MCLR}}$ Reset path has a noise filter to ignore small pulses. The electrical specifications state the pulse width requirements for the $\overline{\text{MCLR}}$ pin.

Some registers are not affected in any RESET condition; their status is unknown on a POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on POR, MCLR or WDT Reset during normal operation and on MCLR during SLEEP. They are not affected by a WDT Reset during SLEEP, since this RESET is viewed as the resumption of normal operation.

Table 6-3 gives a description of RESET conditions for the program counter (PC) and the STATUS register. Table 6-4 gives a full description of RESET states for all registers.

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different RESET situations (Section 6.7). These bits are used in software to determine the nature of the RESET.





TABLE 6-3: RESET CONDITION FOR PROGRAM COUNTER AND THE STATUS REGISTER

Condition	Program Counter	STATUS Register
Power-on Reset	000h	0001 1xxx
MCLR during normal operation	000h	000u uuuu
MCLR during SLEEP	000h	0001 0uuu
WDT Reset (during normal operation)	000h	0000 luuu
WDT Wake-up	PC + 1	uuu0 0uuu
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuul Ouuu

Legend: u = unchanged, x = unknown

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

6.10.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., Max. WDT Prescaler), it may take several seconds before a WDT time-out occurs.





TABLE 6-7: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
2007h	Config. bits	(2)	(2)	(2)	(2)	PWRTE ⁽¹⁾	WDTE	FOSC1	FOSC0	(2)	
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown. Shaded cells are not used by the WDT.

Note 1: See Register 6-1 for operation of the PWRTE bit.

2: See Register 6-1 and Section 6.12 for operation of the code and data protection bits.

6.11 Power-down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (wake-up from SLEEP).

6.11.1 SLEEP

The Power-down mode is entered by executing the SLEEP instruction.

If enabled, the Watchdog Timer is cleared (but keeps running), the PD bit (STATUS<3>) is cleared, the TO bit (STATUS<4>) is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For the lowest current consumption in SLEEP mode, place all I/O pins at either VDD or VSS, with no external circuitry drawing current from the I/O pins, and disable external clocks. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

It should be noted that a RESET generated by a WDT time-out does not drive the MCLR pin low.

6.11.2 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin.
- 2. WDT wake-up (if WDT was enabled).
- 3. Interrupt from RB0/INT pin, RB port change, or data EEPROM write complete.

Peripherals cannot generate interrupts during SLEEP, since no on-chip Q clocks are present.

The first event ($\overline{\text{MCLR}}$ Reset) will cause a device RESET. The two latter events are considered a continuation of program execution. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits can be used to determine the cause of a device RESET. The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up).

While the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.



FIGURE 6-12: WAKE-UP FROM SLEEP THROUGH INTERRUPT

Note 1: XT, HS, or LP oscillator mode assumed.

- 2: TOST = 1024TOSC (drawing not to scale). This delay will not be there for RC osc mode.
- 3: GIE = '1' assumed. In this case after wake-up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

NOTES:

RLF	Rotate Left f through Carry
Syntax:	[label] RLF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'. - C - Register f

SUBLW	Subtract W from Literal
Syntax:	[<i>label</i>] SUBLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \text{ - (W)} \rightarrow (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
	C Register f

SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - (W) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W regis- ter. If 'd' is 1, the result is stored back in register 'f'.

SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ \text{prescaler}, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down status bit, $\overline{\text{PD}}$ is cleared. Time-out status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.

SWAPF	Swap Nibbles in f
Syntax:	[<i>label</i>] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W regis- ter. If 'd' is 1, the result is placed in register 'f'.

PIC16F84A







9.2 DC Characteristics: PIC16F84A-04 (Commercial, Industrial) PIC16F84A-20 (Commercial, Industrial) PIC16LF84A-04 (Commercial, Industrial) (Continued)

	aracteris s Except	tics Power Supply Pins	Operating ter	mperatu Itage Vi	ure 0°0 -40	C ≤⊺)°C ≤⊺	The second seco
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
	Vol	Output Low Voltage					
D080		I/O ports	_	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V
D083		OSC2/CLKOUT	—	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V, (RC mode only)
	Vон	Output High Voltage					
D090		I/O ports (Note 3)	Vdd-0.7	—	_	V	IOH = -3.0 mA, VDD = 4.5V
D092		OSC2/CLKOUT (Note 3)	Vdd-0.7	—	—	V	IOH = -1.3 mA, VDD = 4.5V (RC mode only)
	Vod	Open Drain High Voltage					
D150		RA4 pin	—	—	8.5	V	
		Capacitive Loading Specs on Output Pins					
D100	Cosc2	OSC2 pin	_	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1
D101	Cio	All I/O pins and OSC2 (RC mode)	—	—	50	pF	
		Data EEPROM Memory					
D120	ED	Endurance	1M	10M	—	E/W	25°C at 5V
D121	Vdrw	VDD for read/write	VMIN	-	5.5	V	VMIN = Minimum operating voltage
D122	TDEW	Erase/Write cycle time	—	4	8	ms	
		Program FLASH Memory					
D130	Eр	Endurance	1000	10K	_	E/W	
D131	Vpr	VDD for read	VMIN	-	5.5	V	VMIN = Minimum operating voltage
D132	VPEW	VDD for erase/write	4.5	—	5.5	V	
D133	TPEW	Erase/Write cycle time	—	4	8	ms	

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. Do not drive the PIC16F84A with an external clock while the device is in RC mode, or chip damage may result.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- **3:** Negative current is defined as coming out of the pin.
- 4: The user may choose the better of the two specs.

9.3.3 TIMING DIAGRAMS AND SPECIFICATIONS



TABLE 9-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Cond	litions
	Fosc	External CLKIN Frequency ⁽¹⁾	DC		2	MHz	XT, RC osc	(-04, LF)
			DC	—	4	MHz	XT, RC osc	(-04)
			DC	—	20	MHz	HS osc	(-20)
			DC	—	200	kHz	LP osc	(-04, LF)
		Oscillator Frequency ⁽¹⁾	DC	_	2	MHz	RC osc	(-04, LF)
			DC	—	4	MHz	RC osc	(-04)
			0.1	—	2	MHz	XT osc	(-04, LF)
			0.1	—	4	MHz	XT osc	(-04)
			1.0	—	20	MHz	HS osc	(-20)
			DC	—	200	kHz	LP osc	(-04, LF)
1	Tosc	External CLKIN Period ⁽¹⁾	500		_	ns	XT, RC osc	(-04, LF)
			250	—	—	ns	XT, RC osc	(-04)
			50	—	—	ns	HS osc	(-20)
			5.0	—	—	μs	LP osc	(-04, LF)
		Oscillator Period ⁽¹⁾	500	_	_	ns	RC osc	(-04, LF)
			250	—	—	ns	RC osc	(-04)
			500	—	10,000	ns	XT osc	(-04, LF)
			250	—	10,000	ns	XT osc	(-04)
			50	—	1,000	ns	HS osc	(-20)
			5.0	_	_	μs	LP osc	(-04, LF)
2	Тсү	Instruction Cycle Time ⁽¹⁾	0.2	4/Fosc	DC	μS		
3	TosL,	Clock in (OSC1) High or Low	60	_	_	ns	XT osc	(-04, LF)
	TosH	Time	50	—	—	ns	XT osc	(-04)
			2.0	—	—	μS	LP osc	(-04, LF)
			17.5	—	—	ns	HS osc	(-20)
4	TosR,	Clock in (OSC1) Rise or Fall	25	—	_	ns	XT osc	(-04)
	TosF	Time	50	—	—	ns	LP osc	(-04, LF)
			7.5	—	—	ns	HS osc	(-20)

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (Tcr) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 9-9: TIMER0 CLOCK TIMINGS



TABLE 9-5: TIMER0 CLOCK REQUIREMENTS

Parameter No.	Sym	Character	istic	Min	Тур†	Мах	Units	Conditions
40	Tt0H	U	No Prescaler	0.5Tcy + 20	—	—	ns	
		Width	With Prescaler	50 30	_	_		$\begin{array}{l} 2.0V \leq V \text{DD} \leq 3.0V \\ 3.0V \leq V \text{DD} \leq 6.0V \end{array}$
41	Tt0L	T0CKI Low Pulse	No Prescaler	0.5Tcy + 20	—	_	ns	
		Width	With Prescaler	50 20	_	_	-	$\begin{array}{l} 2.0V \leq V\text{DD} \leq 3.0V\\ 3.0V \leq V\text{DD} \leq 6.0V \end{array}$
42	Tt0P	T0CKI Period		<u>Tcy + 40</u> N	—	_	ns	N = prescale value (2, 4,, 256)

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 10-3: TYPICAL IDD vs. Fosc OVER VDD (XT MODE, 25°C)







© 2001-2013 Microchip Technology Inc.









Example

11.0 PACKAGING INFORMATION

11.1 Package Marking Information

18-Lead PDIP (300 mil)



Legend	: XXX Y YY WW NNN (@3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

INDEX

Α

Absolute Maximum Ratings	47
AC (Timing) Characteristics	53
Architecture, Block Diagram	3
Assembler	
MPASM Assembler	44

В

Banking, Data Memory Block Diagrams	6
Crystal/Ceramic Resonator Operation	22
External Clock Input Operation	22
External Power-on Reset Circuit	26
Interrupt Logic	29
On-chip Reset	24
PIC16F84A	3
PORTA	
RA3:RA0 Pins	15
RA4 Pins	15
PORTB	
RB3:RB0 Pins	17
RB7:RB4 Pins	17
RC Oscillator Mode	23
Timer0	19
Timer0/WDT Prescaler	20
Watchdog Timer (WDT)	31

С

C (Carry) bit	8
C Compilers	
MPLAB C18	
CLKIN Pin	4
CLKOUT Pin	4
Code Examples	
Clearing RAM Using Indirect Addressing	11
Data EEPOM Write Verify	14
Indirect Addressing	11
Initializing PORTA	
Initializing PORTB	17
Reading Data EEPROM	14
Saving STATUS and W Registers in RAM	
Writing to Data EEPROM	
Code Protection	21, 33
Configuration Bits	21
Configuration Word	21
Conversion Considerations	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

D

Data EEPROM Memory	
Associated Registers	
EEADR Register	
EECON1 Register	
EECON2 Register	
EEDATA Register	
Write Complete Enable (EEIE Bit)	
Write Complete Flag (EEIF Bit)	
Data EEPROM Write Complete	
Data Memory	6
Bank Select (RP0 Bit)	6
Banking	6
DC bit	8

Development Support
Device Overview 3 E EECON1 Register EEIF Bit 29 Electrical Characteristics 47
EECON1 Register EEIF Bit
EEIF Bit
Electrical Characteristics
Load Conditions54
Parameter Measurement Information 54
PIC16F84A-04 Voltage-Frequency Graph 48
PIC16F84A-20 Voltage-Frequency Graph 48
PIC16LF84A-04 Voltage-Frequency Graph 48
Temperature and Voltage Specifications - AC 54
Endurance 1
Errata 2
External Clock Input (RA4/T0CKI). See Timer0
External Interrupt Input (RB0/INT). See Interrupt Sources
External Power-on Reset Circuit
F

Firmware	Instructions	35
mmule		00

L

I/O Ports		
ID Locations		
In-Circuit Serial Programming (ICSP)	.21,	33
INDF Register		7
Indirect Addressing		
FSR Register 6, 7,	11,	25
INDF Register7,	11,	25
Instruction Format		35
Instruction Set		35
ADDLW		37
ADDWF		37
ANDLW		37
ANDWF		37
BCF		37
BSF		37
BTFSC		38
BTFSS		37
CALL		38
CLRF		38
CLRW		38
CLRWDT		38
COMF		38
DECF		38
DECFSZ		39
GOTO		39
INCF		39
INCFSZ		39
IORLW		39
IORWF		39
MOVF		40
MOVLW		40
MOVWF		40
NOP		40
RETFIE		40
RETLW		40
RETURN		40
RLF		41
RRF		41
SLEEP		41
SUBLW		41

© 2001-2013 Microchip Technology Inc.

PIC16F84A

Prescaler, Timer0
Assignment (PSA Bit)9
Rate Select (PS2:PS0 Bits)9
Program Counter 11
PCL Register7, 11, 25
PCLATH Register7, 11, 25
Reset Conditions24
Program Memory5
General Purpose Registers6
Interrupt Vector 5, 29
RESET Vector5
Special Function Registers 6, 7
Programming, Device Instructions

R

RAM. See Data Memory
Reader Response
Register File
Register File Map 6
Registers
Configuration Word 21
EECON1 (EEPROM Control)13
INTCON
OPTION
STATUS
Reset
Block Diagram24, 26
MCLR Reset. See MCLR
Power-on Reset (POR). See Power-on Reset (POR)
Reset Conditions for All Registers 25
Reset Conditions for Program Counter
Reset Conditions for STATUS Register 24
WDT Reset. See Watchdog Timer (WDT)
Revision History
RP1:RP0 (Bank Select) bits

S

Saving W Register and STATUS in R	
SLEEP	
Software Simulator (MPLAB SIM)	
Special Features of the CPU	
Special Function Registers	
Speed, Operating	
Stack	
STATUS Register	
C Bit	8
DC Bit	
PD Bit	
Reset Conditions	
RP0 Bit	6
TO Bit	
Z Bit	

Т

Time-out (TO) Bit. See Power-on Reset (POR) Timer0.....

mer0	19
Associated Registers	
Block Diagram	
Clock Source Edge Select (T0SE Bit)	9
Clock Source Select (T0CS Bit)	9
Overflow Enable (T0IE Bit)	10, 29
Overflow Flag (T0IF Bit)	
Overflow Interrupt	20, 29
Prescaler. See Prescaler	
RA4/T0CKI Pin, External Clock	19
TMR0 Register	7, 20, 25

Timing Conditions	54
Timing Diagrams	
CLKOUT and I/O	56
Diagrams and Specifications	55
CLKOUT and I/O Requirements	56
External Clock Requirements	
RESET, Watchdog Timer, Oscillator	
Start-up Timer and Power-up	
Timer Requirements	57
Timer0 Clock Requirements	58
External Clock	55
RESET, Watchdog Timer, Oscillator Start-up	
Timer and Power-up Timer	57
Time-out Sequence on Power-up	27, 28
Timer0 Clock	
Wake-up From Sleep Through Interrupt	32
Timing Parameter Symbology	53
TO bit	

W

W Register	25, 30
Wake-up from SLEEP	21, 26, 28, 29, 32
Interrupts	
MCLR Reset	
WDT Reset	
Watchdog Timer (WDT)	21, 30
Block Diagram	
Postscaler. See Prescaler	
Programming Considerations	31
RC Oscillator	30
Time-out Period	
WDT Reset, Normal Operation	
WDT Reset, SLEEP	
WWW Address	
WWW, On-Line Support	
-	

Ζ

Z (Zero) bit	8
--------------	---

PIC16F84A PRODUCT IDENTIFICATION SYSTEM

To order or obtain information (e.g., on pricing or delivery) refer to the factory or the listed sales office.

PART NO.	-XX X /XX XXX Frequency Temperature Package Pattern Range Range	Examples: a) PIC16F84A -04/P 301 = Commercial temp., PDIP package, 4 MHz, normal VDD limits, QTP pattern #301.
Device	PIC16F84A ⁽¹⁾ , PIC16F84AT ⁽²⁾ PIC16LF84A ⁽¹⁾ , PIC16LF84AT ⁽²⁾	 b) PIC16LF84A - 04I/SO = Industrial temp., SOIC package, 200 kHz, Extended VDD limits.
Frequency Range	04 = 4 MHz 20 = 20 MHz	 c) PIC16F84A - 20I/P = Industrial temp., PDIP package, 20 MHz, normal VDD limits.
Temperature Range	$- = 0^{\circ}C$ to $+70^{\circ}C$ I = $-40^{\circ}C$ to $+85^{\circ}C$	
Package	P = PDIP SO = SOIC (Gull Wing, 300 mil body) SS = SSOP	 Note 1: F = Standard VDD range LF = Extended VDD range 2: T = in tape and reel - SOIC and SSOP packages only.
Pattern	QTP, SQTP, ROM Code (factory specified) or Special Requirements . Blank for OTP and Windowed devices.	