




Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex® -M0
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LVD, POR, PS2, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 7x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc230le3ae



TABLE OF CONTENTS

LIST OF FIGURES	6
LIST OF TABLES	7
1 GENERAL DESCRIPTION	8
2 FEATURES	9
2.1 NuMicro™ NUC230 Features – Automotive Line	9
2.2 NuMicro™ NUC240 Features – Connectivity Line	13
3 ABBREVIATIONS	17
4 PARTS INFORMATION LIST AND PIN CONFIGURATION	19
4.1 NuMicro™ NUC230/240xxxAE Selection Guide	19
4.1.1 NuMicro™ NUC230 Automotive Line Selection Guide	19
4.1.2 NuMicro™ NUC240 Connectivity Line Selection Guide	19
4.2 Pin Configuration	21
4.2.1 NuMicro™ NUC230 Pin Diagram	21
4.2.2 NuMicro™ NUC240 Pin Diagram	24
4.3 Pin Description	27
4.3.1 NuMicro™ NUC230 Pin Description	27
4.3.2 NuMicro™ NUC240 Pin Description	35
5 BLOCK DIAGRAM	43
5.1 NuMicro™ NUC230 Block Diagram	43
5.2 NuMicro™ NUC240 Block Diagram	44
6 FUNCTIONAL DESCRIPTION	45
6.1 ARM® Cortex™-M0 Core	45
6.2 System Manager	47
6.2.1 Overview	47
6.2.2 System Reset	47
6.2.3 System Power Distribution	48
6.2.4 System Memory Map	50
6.2.5 System Timer (SysTick)	52
6.2.6 Nested Vectored Interrupt Controller (NVIC)	53
6.2.7 System Control	56
6.3 Clock Controller	57
6.3.1 Overview	57
6.3.2 System Clock and SysTick Clock	60



6.3.3	Power-down Mode Clock	61
6.3.4	Frequency Divider Output	62
6.4	Flash Memory Controller (FMC)	63
6.4.1	Overview	63
6.4.2	Features	63
6.5	External Bus Interface (EBI)	64
6.5.1	Overview	64
6.5.2	Features	64
6.6	General Purpose I/O (GPIO)	65
6.6.1	Overview	65
6.6.2	Features	65
6.7	PDMA Controller (PDMA)	65
6.7.1	Overview	65
6.7.2	Features	66
6.8	Timer Controller (TIMER)	66
6.8.1	Overview	66
6.8.2	Features	67
6.9	PWM Generator and Capture Timer (PWM)	68
6.9.1	Overview	68
6.9.2	Features	69
6.10	Watchdog Timer (WDT)	70
6.10.1	Overview	70
6.10.2	Features	70
6.11	Window Watchdog Timer (WWDT)	71
6.11.1	Overview	71
6.11.2	Features	71
6.12	Real Time Clock (RTC)	71
6.12.1	Overview	71
6.12.2	Features	71
6.13	UART Interface Controller (UART)	72
6.13.1	Overview	72
6.13.2	Features	72
6.14	Smart Card Host Interface (SC)	73
6.14.1	Overview	73
6.14.2	Features	73

**LIST OF TABLES**

Table 1-1 NuMicro™ NUC230/240 Series Connectivity Support Table	8
Table 3-1 List of Abbreviations.....	18
Table 6-1 Address Space Assignments for On-Chip Controllers.....	51
Table 6-2 Exception Model	54
Table 6-3 System Interrupt Map.....	55
Table 6-4 Vector Table Format	56



- Provides remote wake-up capability
- ADC
 - 12-bit SAR ADC with 1 MSPS(chip working at 5V)
 - Up to 8-ch single-end input or 4-ch differential input
 - Single scan/single cycle scan/continuous scan
 - Each channel with individual result register
 - Scan on enabled channels
 - Threshold voltage detection
 - Conversion started by software programming, external input or PWM Center-aligned trigger
 - Supports PDMA mode
- Analog Comparator
 - Up to two analog comparators
 - External input or internal Band-gap voltage selectable at negative node
 - Interrupt when compare result change
 - Supports Power-down wake-up
- EBI (External bus interface)
 - Accessible space: 64 KB in 8-bit mode or 128 KB in 16-bit mode
 - Supports 8-/16-bit data width
 - Supports byte write in 16-bit data width mode
- 96-bit unique ID (UID)
- 128-bit unique customer ID(UCID)
- One built-in temperature sensor with 1°C resolution
- Brown-out Detector
 - With 4 levels: 4.4 V/3.7 V/2.7 V/2.2 V
 - Supports Brown-out Interrupt and Reset option
- Low Voltage Reset
 - Threshold voltage level: 2.0 V
- Operating Temperature: -40°C ~ 105°C
- Packages:
 - All Green package (RoHS)
 - LQFP 100-pin / 64-pin / 48-pin



4.2 Pin Configuration

4.2.1 NuMicro™ NUC230 Pin Diagram

4.2.1.1 NuMicro™ NUC230VxxAE LQFP 100 pin




Figure 4-2 NuMicro™ NUC230VxxAE LQFP 100-pin Diagram



Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
			ADC1	AI	ADC1 analog input.
			SC0_RST	O	SmartCard0 reset pin.
			AD12	I/O	EBI Address/Data bus bit12
73	46	34	PA.2	I/O	General purpose digital I/O pin.
			ADC2	AI	ADC2 analog input.
			SC0_CLK	O	SmartCard0 clock pin.
			UART3_TXD	O	Data transmitter output pin for UART3.
			AD11	I/O	EBI Address/Data bus bit11
74	47	35	PA.3	I/O	General purpose digital I/O pin.
			ADC3	AI	ADC3 analog input.
			SC0_DAT	O	SmartCard0 data pin.
			UART3_RXD	I	Data receiver input pin for UART3.
			AD10	I/O	EBI Address/Data bus bit10
75	48	36	PA.4	I/O	General purpose digital I/O pin.
			ADC4	AI	ADC4 analog input.
			AD9	I/O	EBI Address/Data bus bit9
			SC1_PWR	O	SmartCard1 power pin.
76	49	37	PA.5	I/O	General purpose digital I/O pin.
			ADC5	AI	ADC5 analog input.
			AD8	I/O	EBI Address/Data bus bit8
			SC1_RST	O	SmartCard1 reset pin.
77	50	38	PA.6	I/O	General purpose digital I/O pin.
			ADC6	AI	ADC6 analog input.
			AD7	I/O	EBI Address/Data bus bit7
			SC1_CLK	I/O	SmartCard1 clock pin.
			UART4_TXD	O	Data transmitter output pin for UART4.
78			PA.7	I/O	General purpose digital I/O pin.
			ADC7	AI	ADC7 analog input.
			AD6	I/O	EBI Address/Data bus bit6
			SC1_DAT	O	SmartCard1 data pin.
			UART4_RXD	I	Data receiver input pin for UART4.
			SPI2_SS1	I/O	2 nd SPI2 slave select pin.

6 FUNCTIONAL DESCRIPTION

6.1 ARM® Cortex™-M0 Core

The Cortex™-M0 processor is a configurable, multistage, 32-bit RISC processor, which has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex™-M profile processor. The profile supports two modes - Thread mode and Handler mode. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset, and can be entered as a result of an exception return.

Figure 6-1 shows the functional controller of processor.




Figure 6-1 Functional Controller Diagram

The implemented device provides the following components and features:

- A low gate count processor:
 - ARMv6-M Thumb® instruction set
 - Thumb-2 technology
 - ARMv6-M compliant 24-bit SysTick timer
 - A 32-bit hardware multiplier
 - System interface supported with little-endian data accesses
 - Ability to have deterministic, fixed-latency, interrupt handling
 - Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling
 - C Application Binary Interface compliant exception model. This is the ARMv6-M, C Application Binary Interface (C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers
 - Low Power Sleep mode entry using Wait For Interrupt (WFI), Wait For Event (WFE) instructions, or the return from interrupt sleep-on-exit feature



- NVIC:
 - 32 external interrupt inputs, each with four levels of priority
 - Dedicated Non-maskable Interrupt (NMI) input
 - Supports for both level-sensitive and pulse-sensitive interrupt lines
 - Supports Wake-up Interrupt Controller (WIC) and, providing Ultra-low Power Sleep mode
- Debug support
 - Four hardware breakpoints
 - Two watchpoints
 - Program Counter Sampling Register (PCSR) for non-intrusive code profiling
 - Single step and vector catch capabilities
- Bus interfaces:
 - Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory
 - Single 32-bit slave port that supports the DAP (Debug Access Port)




Figure 6-3 NuMicro™ NUC240 Power Distribution Diagram



6.2.5 System Timer (SysTick)

The Cortex™-M0 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.

When system timer is enabled, it will count down from the value in the SysTick Current Value Register (SYST_CVR) to 0, and reload (wrap) to the value in the SysTick Reload Value Register (SYST_RVR) on the next clock cycle, then decrement on subsequent clocks. When the counter transitions to 0, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

The SYST_CVR value is UNKNOWN on reset. Software should write to the register to clear it to 0 before enabling the feature. This ensures the timer will count from the SYST_RVR value rather than an arbitrary value when it is enabled.

If the SYST_RVR is 0, the timer will be maintained with a current value of 0 after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the “ARM® Cortex™-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.



6.2.6.2 Vector Table

When an interrupt is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. For ARMv6-M, the vector table base address is fixed at 0x00000000. The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The vector number on previous page defines the order of entries in the vector table associated with exception handler entry as illustrated in previous section.

Vector Table Word Offset	Description
0	SP_main – The Main stack pointer
Vector Number	Exception Entry Pointer using that Vector Number

Table 6-4 Vector Table Format

6.2.6.3 Operation Description

NVIC interrupts can be enabled and disabled by writing to their corresponding Interrupt Set-Enable or Interrupt Clear-Enable register bit-field. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current enabled state of the corresponding interrupts. When an interrupt is disabled, interrupt assertion will cause the interrupt to become Pending, however, the interrupt will not activate. If an interrupt is Active when it is disabled, it remains in its Active state until cleared by reset or an exception return. Clearing the enable bit prevents new activations of the associated interrupt.

NVIC interrupts can be pended/un-pended using a complementary pair of registers to those used to enable/disable the interrupts, named the Set-Pending Register and Clear-Pending Register respectively. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current pended state of the corresponding interrupts. The Clear-Pending Register has no effect on the execution status of an Active interrupt.

NVIC interrupts are prioritized by updating an 8-bit field within a 32-bit register (each register supporting four interrupts).

The general registers associated with the NVIC are all accessible from a block of memory in the System Control Space and will be described in next section.

6.2.7 System Control

The Cortex™-M0 status and operating mode control are managed by System Control Registers. Including CPUID, Cortex™-M0 interrupt priority and Cortex™-M0 power management can be controlled through these system control registers.

For more detailed information, please refer to the “ARM® Cortex™-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.



6.5 External Bus Interface (EBI)

6.5.1 Overview

The NuMicro™ NUC100 series LQFP-64 and LQFP-100 package equips an external bus interface (EBI) for access external device.

To save the connections between external device and this chip, EBI supports address bus and data bus multiplex mode. And, address latch enable (ALE) signal is used to differentiate the address and data cycle.

6.5.2 Features

External Bus Interface has the following functions:

- Supports external devices with max. 64 KB size (8-bit data width)/128 KB (16-bit data width)
- Supports variable external bus base clock (MCLK) which based on HCLK
- Supports 8-bit or 16-bit data width
- Supports variable data access time (tACC), address latch enable time (tALE) and address hold time (tAHD)
- Supports address bus and data bus multiplex mode to save the address pins
- Supports configurable idle cycle for different access condition: Write command finish (W2X), Read-to-Read (R2R)



6.6 General Purpose I/O (GPIO)

6.6.1 Overview

The NuMicro™ NUC230/240 series has up to 84 General Purpose I/O pins to be shared with other function pins depending on the chip configuration. These 84 pins are arranged in 6 ports named as GPIOA, GPIOB, GPIOC, GPIOD, GPIOE and GPIOF. The GPIOA/B/C/D/E port has the maximum of 16 pins and GPIOF port has the maximum of 4 pins. Each of the 84 pins is independent and has the corresponding register bits to control the pin mode function and data.

The I/O type of each of I/O pins can be configured by software individually as input, output, open-drain or Quasi-bidirectional mode. After reset, the I/O mode of all pins are depending on Config0[10] setting. In Quasi-bidirectional mode, I/O pin has a very weak individual pull-up resistor which is about 110~300 K Ω for V_{DD} is from 5.0 V to 2.5 V.

6.6.2 Features

- Four I/O modes:
 - Quasi-bidirectional
 - Push-Pull output
 - Open-Drain output
 - Input only with high impedance
- TTL/Schmitt trigger input selectable by GPx_TYPE[15:0] in GPx_MFP[31:16]
- I/O pin configured as interrupt source with edge/level setting
- Configurable default I/O mode of all pins after reset by Config0[10] setting
 - If Config[10] is 0, all GPIO pins in input tri-state mode after chip reset
 - If Config[10] is 1, all GPIO pins in Quasi-bidirectional mode after chip reset
- I/O pin internal pull-up resistor enabled only in Quasi-bidirectional I/O mode
- Enabling the pin interrupt function will also enable the pin wake-up function.

6.7 PDMA Controller (PDMA)

6.7.1 Overview

The NuMicro™ NUC230/240 series DMA contains nine-channel peripheral direct memory access (PDMA) controller and a cyclic redundancy check (CRC) generator.

The PDMA that transfers data to and from memory or transfer data to and from APB devices. For PDMA channel (PDMA CH0~CH8), there is one-word buffer as transfer buffer between the Peripherals APB devices and Memory. Software can stop the PDMA operation by disable PDMA PDMAEN (PDMA_CSRx[0]). The CPU can recognize the completion of a PDMA operation by software polling or when it receives an internal PDMA interrupt. The PDMA controller can increase source or destination address or fixed them as well.

The DMA controller contains a cyclic redundancy check (CRC) generator that can perform CRC calculation with programmable polynomial settings. The CRC engine supports CPU PIO mode and DMA transfer mode.



example:

HCLK = 50 MHz, PWM_CLK = 25 MHz, Interrupt latency is 900 ns

So the maximum capture frequency will be $1/900\text{ns} \approx 1000 \text{ kHz}$

6.9.2 Features

6.9.2.1 PWM Function:

- Up to 2 PWM groups (PWMA/PWMB) to support 8 PWM channels or 4 complementary PWM paired channels
- Each PWM group has two PWM generators with each PWM generator supporting one 8-bit prescaler, two clock divider, two PWM-timers, one Dead-zone generator and two PWM outputs.
- Up to 16-bit resolution
- PWM Interrupt request synchronized with PWM period
- One-shot or Auto-reload mode
- Edge-aligned type or Center-aligned type option
- PWM trigger ADC start-to-conversion

6.9.2.2 Capture Function:

- Timing control logic shared with PWM Generators
- Supports 8 Capture input channels shared with 8 PWM output channels
- Each channel supports one rising latch register (CRLR), one falling latch register (CFLR) and Capture interrupt flag (CAPIFx)



6.13 UART Interface Controller (UART)

6.13.1 Overview

The NuMicro NUC230/240 series provides up to three channels of Universal Asynchronous Receiver/Transmitters (UART). UART0 supports High Speed UART and UART1~2 perform Normal Speed UART. Besides, only UART0 and UART1 support the flow control function. The UART Controller performs a serial-to-parallel conversion on data received from the peripheral, and a parallel-to-serial conversion on data transmitted from the CPU. The UART controller also supports IrDA SIR Function, LIN master/slave function and RS-485 function mode. Each UART Controller channel supports seven types of interrupts.

6.13.2 Features

- Full duplex, asynchronous communications
- Separates receive / transmit 64/16/16 bytes (UART0/UART1/UART2) entry FIFO for data payloads
- Supports hardware auto flow control/flow control function (CTS, RTS) and programmable RTS flow control trigger level (UART0 and UART1 support)
- Programmable receiver buffer trigger level
- Supports programmable baud-rate generator for each channel individually
- Supports CTS wake-up function (UART0 and UART1 support)
- Supports 7-bit receiver buffer time-out detection function
- UART0/UART1 can through DMA channels to receive/transmit data
- Programmable transmitting data delay time between the last stop and the next start bit by setting UA_TOR [DLY] register
- Supports break error, frame error, parity error and receive / transmit buffer overflow detect function
- Fully programmable serial-interface characteristics
 - Programmable data bit length, 5-, 6-, 7-, 8-bit character
 - Programmable parity bit, even, odd, no parity or stick parity bit generation and detection
 - Programmable stop bit length, 1, 1.5, or 2 stop bit generation
- IrDA SIR function mode
 - Supports 3-/16-bit duration for normal mode
- LIN function mode
 - Supports LIN master/slave mode
 - Supports programmable break generation function for transmitter
 - Supports break detect function for receiver
- RS-485 function mode.
 - Supports RS-485 9-bit mode
 - Supports hardware or software direct enable control provided by RTS pin (UART0 and UART1 support)



8 ELECTRICAL CHARACTERISTICS

8.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN.	MAX	UNIT
DC Power Supply	$V_{DD}-V_{SS}$	-0.3	+7.0	V
Battery Power Supply	V_{BAT}	+2.4	+5.0	V
Input Voltage	V_{IN}	$V_{SS}-0.3$	$V_{DD}+0.3$	V
Oscillator Frequency	$1/t_{CLCL}$	4	24	MHz
Operating Temperature	T_A	-40	+105	°C
Storage Temperature	T_{ST}	-55	+150	°C
Maximum Current into V_{DD}		-	120	mA
Maximum Current out of V_{SS}			120	mA
Maximum Current sunk by a I/O pin			35	mA
Maximum Current sourced by a I/O pin			35	mA
Maximum Current sunk by total I/O pins			100	mA
Maximum Current sourced by total I/O pins			100	mA

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the life and reliability of the device.



PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS				
		MIN.	TYP.	MAX.	UNIT					
	I _{IDLE19}		133		μA	3.3V	32.768	X	X	V
	I _{IDLE20}		120		μA	3.3V	32.768	X	X	X
Operating Current Idle Mode at 10 kHz	I _{IDLE21}		122		μA	V _{DD}	HXT/LXT	LIRC (kHz)	PLL	All digital module
						5.5V	X	10	X	V
	I _{IDLE22}		118		μA	5.5V	X	10	X	X
	I _{IDLE23}		122		μA	3.3V	X	10	X	V
	I _{IDLE24}		118		μA	3.3V	X	10	X	X
Standby Current Power-down Mode (Deep Sleep Mode) V _{LDO} = 1.6 V	I _{PWD1}		15		μA	V _{DD}	HXT/HIRC PLL	LXT (kHz)	RTC	RAM retention
						5.5V	X	X	X	V
	I _{PWD2}		15		μA	5.5V	X	X	X	V
	I _{PWD3}		17		μA	3.3V	X	32.768	V	V
	I _{PWD4}		17		μA	3.3V	X	32.768	V	V
RTC Operating Current	I _{VBAT}		1.6		μA	V _{BAT} = 3.0V, RTC enabled				
Input Current PA, PB, PC, PD, PE, PF (Quasi-bidirectional mode)	I _{IN1}		-50	-60	μA	V _{DD} = 5.5V, V _{IN} = 0V or V _{IN} = V _{DD}				
Input Current at /RESET ^[1]	I _{IN2}	-55	-45	-30	μA	V _{DD} = 3.3V, V _{IN} = 0.45V				
Input Leakage Current PA, PB, PC, PD, PE, PF	I _{LK}	-2	-	+2	μA	V _{DD} = 5.5V, 0 < V _{IN} < V _{DD}				
Logic 1 to 0 Transition Current PA~PF (Quasi-bidirectional mode)	I _{TL} ^[3]	-650	-	-200	μA	V _{DD} = 5.5V, V _{IN} < 2.0V				
Input Low Voltage PA, PB, PC, PD, PE, PF (TTL input)	V _{IL1}	-0.3	-	0.8	V	V _{DD} = 4.5V				
		-0.3	-	0.6		V _{DD} = 2.5V				
Input High Voltage PA, PB, PC, PD, PE, PF (TTL input)	V _{IH1}	2.0	-	V _{DD} + 0.2	V	V _{DD} = 5.5V				
		1.5	-	V _{DD} + 0.2		V _{DD} = 3.0V				
Input Low Voltage PA, PB, PC, PD, PE, PF (Schmitt input)	V _{IL2}	-0.3	-	0.3V _{DD}	V					
Input High Voltage PA, PB, PC, PD, PE, PF (Schmitt input)	V _{IH2}	0.7V _{DD}	-	V _{DD} + 0.2	V					

8.4.6 Temperature Sensor Specification


PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operation Voltage ^[1]		2.5	-	5.5	V
Operation Temperature		-40	-	105	°C
Current Consumption			16		μA
Gain		-1.55	-1.65	-1.75	mV/°C
Offset Voltage	Temp=0 °C	735	745	755	mV

Note: Internal operation voltage comes from internal LDO.

8.4.7 Comparator Specification

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation Voltage V_{DD}	-	2.5		5.5	V
Operation Temperature	-	-40	25	105	°C
Operation Current	$V_{DD}=3.0$ V	-	20	40	μA
Input Offset Voltage	-	-	10	20	mV
Output Swing	-	0.1	-	$V_{DD}-0.1$	V
Input Common Mode Range	-	0.1	-	$V_{DD}-1.2$	V
DC Gain	-	-	70	-	dB
Propagation Delay	$V_{CM}=1.2$ V and $V_{DIFF}=0.1$ V	-	200	-	ns
Comparison Voltage	20 mV at $V_{CM}=1$ V 50 mV at $V_{CM}=0.1$ V 50 mV at $V_{CM}=V_{DD}-1.2$ 10 mV for non-hysteresis	10	20	-	mV
Hysteresis	$V_{CM}=0.4$ V ~ $V_{DD}-1.2$ V	-	±10	-	mV
Wake-up Time	$C_{INP}=1.3$ V $C_{INN}=1.2$ V	-	-	2	μs

9.2 64-pin LQFP (7x7x1.4 mm footprint 2.0 mm)





10 REVISION HISTORY

REVISION	DATE	DESCRIPTION
1.00	May 12, 2014	Preliminary version
1.01	Dec. 30, 2014	1, Added EBI function 2, Rearranged the chepter sequence.

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.