# E·XFL

# Altera - EP1M350F780C5 Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details |
|---------|
|---------|

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Active   |
| Number of LABs/CLBs            | -  |
| Number of Logic Elements/Cells | ·  |
| Total RAM Bits                 | ·  |
| Number of I/O                  | 486  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.71V ~ 1.89V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 780-BBGA, FCBGA  |
| Supplier Device Package        | 780-FBGA (29x29)   |
| Purchase URL                   | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep1m350f780c5 |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| and More<br>Features | ľ | <ul> <li>Advanced high-speed I/O features</li> <li>Robust I/O standard support, including LVTTL, PCI up to 66 MHz, 3.3-V AGP in 1× and 2× modes, 3.3-V SSTL-3 and 2.5-V SSTL-2, GTL+, HSTL, CTT, LVDS, LVPECL, and 3.3-V PCML</li> <li>High-speed differential interface (HSDI) with dedicated circuitry for CDR at up to 1.25 Gbps for LVDS, LVPECL, and 3.3-V PCML</li> <li>Support for source-synchronous True-LVDS<sup>TM</sup> circuitry up to 840 megabits per second (Mbps) for LVDS, LVPECL, and 3.3-V PCML</li> </ul>  |
|----------------------|---|---|
|                      |   | <ul> <li>Up to 18 input and 18 output dedicated differential channels of high-speed LVDS, LVPECL, or 3.3-V PCML</li> <li>Built-in 100-Ω termination resistor on HSDI data and clock differential pairs</li> <li>Flexible-LVDS<sup>TM</sup> circuitry provides 624-Mbps support on up to 100 channels with the EP1M350 device</li> <li>Versatile three-register I/O element (IOE) supporting double data rate I/O (DDRIO), double data-rate (DDR) SDRAM, zero</li> </ul>   |
|                      |   | <ul> <li>Designed for low-power operation</li> <li>1.8-V internal supply voltage (V<sub>CCINT</sub>)</li> <li>MultiVolt<sup>™</sup> I/O interface voltage levels (V<sub>CCIO</sub>) compatible with 1.5-V, 1.8-V, 2.5-V, and 3.3-V devices</li> <li>5.0-V tolerant with external resistor</li> <li>Advanced interconnect structure</li> <li>Multi-level FastTrack<sup>®</sup> Interconnect structure providing fast, predictable interconnect delays</li> <li>Optimized high-speed Priority FastTrack Interconnect for routing critical paths in a design</li> <li>Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)</li> <li>FastLUT<sup>™</sup> connection allowing high speed direct connection between LEs in the same logic array block (LAB)</li> <li>Leap lines allowing a single LAB to directly drive LEs in adjacent rows</li> <li>The RapidLAB interconnect providing a high-speed connection to a 10-LAB-wide region</li> <li>Dedicated clock and control signal resources, including four dedicated clocks, six dedicated fast global signals, and additional row-global signals</li> </ul> |
|                      |   |   |



# Figure 1. Mercury Architecture Block Diagram Note (1)

#### Note to Figure 1:

(1) Figure 1 shows an EP1M120 device. Mercury devices have a varying number of rows, columns, and ESBs, as shown in Table 5.

#### Table 5 lists the resources available in Mercury devices.

| Table 5. Mercury Device Resources |          |             |               |      |  |
|-----------------------------------|----------|-------------|---------------|------|--|
| Device                            | LAB Rows | LAB Columns | I/O Row Bands | ESBs |  |
| EP1M120                           | 12       | 40          | 5             | 12   |  |
| EP1M350                           | 18       | 80          | 4             | 28   |  |

Table 6 defines the support for source-synchronous mode applications.

| Table 6. Source-Synchronous Mode |                        |              |              |  |  |
|----------------------------------|------------------------|--------------|--------------|--|--|
| Data Rate                        | I/O Standard           |              |              |  |  |
|                                  | LVDS LVPECL 3.3-V PCML |              |              |  |  |
| ≤ 840 Mbps                       | (1)                    | $\checkmark$ | $\checkmark$ |  |  |

#### Note to Table 6:

(1) You can use the CDR circuit to achieve data rates for DC coupled LVDS applications. You must AC-couple the clock to a 2.2-V common mode voltage  $(V_{CM})$  using the AC-coupling schemes in AN 134: Using Programmable I/O Standards in Mercury Devices. The data channels should be DC-coupled. The byte alignment relative to the clock is lost when using the CDR circuit. Therefore, a byte-alignment circuit is required. Most Mercury source-synchronous designs already include byte-alignment logic since they usually use DDR or SDR clocks. The CDR run length requirement is waived if the reference clock and the receiver data come from the same source and have the same frequency.

In CDR mode, serial data is supported up to 1.25 Gbps per channel. The system provides a reference clock which is multiplied by the receiver or transmitter PLL to the same rate as the data is provided. For the receiver, this multiplied reference clock is used by a CRU on each receiver channel to generate a recovered clock in-phase with the received data. That recovered clock drives the programmable deserializer and synchronizer. The synchronizer is a FIFO for data transfer between the recovered clock domain and the global clock domain. The dedicated synchronizers can be bypassed if necessary. For every receiver channel in the EP1M350 and EP1M120 devices, the  $\pm J$  recovered clock can drive a priority column line for use as a clock. See Figure 4.



#### Figure 5. Mercury LAB Structure

#### Notes to Figure 5:

- (1) Priority column lines drive priority row lines, but not other row lines.
- (2) The RapidLAB interconnect can be driven by priority column lines, but not other column lines.
- (3) In multiplier mode, the RapidLAB interconnect drives LEs directly.

Mercury devices use an interleaved LAB structure, which allows each LAB to drive two local interconnect areas. Every other LE drives to either the left or right local interconnect area, alternating by LE. The local interconnect can drive LEs within the same LAB or adjacent LABs. This feature minimizes use of the row and column interconnects, providing higher performance and flexibility. Each LAB structure can drive 30 LEs through fast local interconnects. The CSLA chain's speed advantage results from the parallel precomputation of carry chains. Instead of including every LUT in the critical path, only the propagation delays between LAB carry-in generation circuits (LE 4 and LE 10) make up the critical path. This feature allows the Mercury architecture to implement high-speed counters, adders, multipliers, parity functions, and comparators of arbitrary width.

Figure 10 shows the CSLA circuitry in a LAB for a 10-bit full adder. One portion of the LUT generates the sum of two bits using the input signals and the appropriate carry-in bit; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT generates carry-out bits. A lab-wide carry-in bit selects which chain is used for the addition of given inputs. The actual carry-in signal for that selected chain, carry-in0 or carry-in1, selects the carry-out to carry forward, which is routed to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven to local, row, or column interconnects.

The RapidLAB interconnect provides a specialized high-speed structure to allow a central LAB to drive other LABs within a 10-LAB-wide region. The RapidLAB lines drive alternating local LAB interconnect regions, allowing communication to all LABs in the 10-LAB-wide region. Even numbered LEs in a LAB directly drive a RapidLAB line that drives one set of alternating local interconnect regions, while odd-numbered LEs drive a RapidLAB line that drives the opposite set of alternating local interconnect regions. Figure 14 shows RapidLAB interconnect connections. This 10-LAB wide region of the RapidLAB interconnect is repeated for every LAB in the row. The region covered by the RapidLAB interconnect is smaller than 10 for source LABs that are four or five LABs in from either edge of the LAB row. The RapidLAB row interconnect is used for LAB-to-LAB routing; it is only used by I/O bands or ESBs indirectly through other interconnects. The RapidLAB interconnect drives an LE directly when that LE is in multiplier mode.



Figure 14. RapidLAB Interconnect Connections

The column interconnect vertically routes signals to and from LABs, ESBs, and I/O bands. Each column of LABs is served by a dedicated column interconnect. These column resources include:

- Column interconnect traversing the entire device from top to bottom
- Priority column interconnect for high speed access across the device vertically
- Leap line interconnect for vertical routing between adjacent LAB rows and between adjacent ESP rows and LAB rows.

Leap lines are driven directly by LEs for fast access to adjacent row interconnects. LABs can drive a leap line to the row above and/or below (including ESB rows). The even-numbered LEs in a LAB drive leap lines down, while odd-numbered LEs drive leap lines up. This allows a single LAB to access row and RapidLAB interconnects within a three-row region. Figure 15 shows the leap line interconnect.

The ESB implements two forms of clocking modes for quad-port and dual-port memory—read/write clock mode and input/output clock mode.

# Read/Write Clock Mode

An ESB implementing quad-port memory in read/write clock mode can use up to four clocks. For port A, one clock controls all registers associated with writing: data input, WE, and write address. The other clock controls all registers associated with reading: read enable (RE), read address, and data output. Another set of clocks can be used for port B of the RAM, or the same clocks can be used. Each ESB port, A or B, also supports independent read clock enable, write clock enable, and asynchronous clear signals. Read/write clock mode is commonly used for applications where reads and writes occur at different system frequencies. Figure 19 shows the ESB in read/write clock mode.

### Single-Port Mode

The Mercury device's ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 21. A single ESB can support up to two single-port mode RAMs.



#### Notes to Figure 21:

- (1) All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or chip-wide reset.
- (2) If there is only one single-port RAM block in an ESB, it can support the following configurations:  $4,096 \times 1; 2,048 \times 2; 1,028 \times 4; 512 \times 8; 256 \times 16;$  or  $128 \times 32.$

#### Content-Addressable Memory

Mercury devices can implement CAM in ESBs. CAM can be thought of as the inverse of RAM. RAM stores data in a specific location; when the system submits an address, the RAM block provides the data. Conversely, when the system submits data to CAM, the CAM block provides the address where the data is found. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it. If the same data is written into multiple locations in the memory, a CAM block can be used in multiple-match or fast multiple-match modes. The ESB outputs the matched data's locations as an encoded or unencoded address. In multiple-match mode, it takes two clock cycles to write into a CAM block. For reading, there are 16 outputs from each ESB at each clock cycle. Therefore, it takes two clock cycles to represent the 32 words from a single ESB port. In this mode, encoded and unencoded outputs are available. To implement the encoded version, the Quartus II software adds a priority encoder with LEs. Fast multiple-match is identical to the multiple-match mode, however, it only takes one clock cycle to read from a CAM block and generate valid outputs. To do this, the entire ESB is used to represent 16 outputs. In fast multiple-match mode, the ESB can implement a maximum CAM block size of 16 words.

A CAM block can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When don't-care bits are used, a third clock cycle is required.



For more information on CAM, see Application Note 119 (Implementing High-Speed Search Applications with APEX CAM).

### Driving into ESBs

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WREN, and RDEN signals on each port of the ESB. The fast global signals and ESB local interconnect can drive the WREN and RDEN signals. The fast global signals, dedicated clock pins, and ESB local interconnect can drive the ESB clock signals. The ESB local interconnect is driven by the ESB row interconnects which, in turn, are driven by all types of column interconnects to the ESB local interconnect, the LEs drive the column interconnect to the ESB clock, clock enable, and asynchronous clear signals. Figure 25 shows the ESB control signal generation logic.

#### Figure 26. Mercury IOE



#### Note to Figure 26:

(1) This programmable delay has four settings: off and three levels of delay.

# Double Data Rate I/O

Mercury device's have three register IOEs to support the DDRIO feature, which makes double data rate interfaces possible by clocking data on both positive and negative clock edges. The IOE in Mercury devices supports double data rate input and double data rate output modes.

In Mercury device IOEs, the OE register is a multi-purpose register available as a second input or output register. When using the IOE for double data rate inputs, the input register and OE register are automatically configured as input registers to clock input double rate data on alternating edges. An input latch is also used within the IOE for DDR input acquisition. The latch holds the data that is present during the clock high times, driving it to the OE register. This allows the OE register and input register to clock both bits of data into LEs, synchronous to the same clock edge (either rising or falling). Figure 27 shows an IOE configured for DDR input.



Figure 27. IOE Configured for DDR Input

| Table 12. Mercury Supported I/O Standards |                    |  |   |   |  |  |
|---|--------------------|--|---|---|--|--|
| I/O Standard                              | Туре               | Input<br>Reference<br>Voltage (V <sub>REF</sub> )<br>(V) | Output<br>Supply<br>Voltage<br>(V <sub>CCIO</sub> ) (V) | Board<br>Termination<br>Voltage<br>(V <sub>TT</sub> ) (V) |  |  |
| LVTTL                                     | Single-ended       | N/A  | 3.3   | N/A   |  |  |
| LVCMOS                                    | Single-ended       | N/A  | 3.3   | N/A   |  |  |
| 2.5 V                                     | Single-ended       | N/A  | 2.5   | N/A   |  |  |
| 1.8 V                                     | Single-ended       | N/A  | 1.8   | N/A   |  |  |
| 3.3-V PCI                                 | Single-ended       | N/A  | 3.3   | N/A   |  |  |
| 3.3-V PCI-X                               | Single-ended       | N/A  | 3.3   | N/A   |  |  |
| LVDS                                      | Differential       | N/A  | 3.3   | N/A   |  |  |
| LVPECL                                    | Differential       | N/A  | 3.3   | N/A   |  |  |
| 3.3-V PCML                                | Differential       | N/A  | 3.3   | 3.3   |  |  |
| GTL+                                      | Voltage referenced | 1.0  | N/A   | 1.5   |  |  |
| HSTL class I and II                       | Voltage referenced | 0.75   | 1.5   | 0.75  |  |  |
| SSTL-2 class I and II                     | Voltage referenced | 1.25   | 2.5   | 1.25  |  |  |
| SSTL-3 class I and II                     | Voltage referenced | 1.5  | 3.3   | 1.5   |  |  |
| AGP                                       | Voltage referenced | 1.32   | 3.3   | N/A   |  |  |
| CTT                                       | Voltage referenced | 1.5  | 3.3   | 1.5   |  |  |

#### Table 12 describes the I/O standards supported by Mercury devices.

Each regular I/O band row contains two I/O banks. The number of I/O banks in a Mercury device depends on the number of I/O band rows. The top I/O band contains four regular I/O banks specifically designed for HSDI. The top I/O band banks and dedicated clock inputs support LVDS, LVPECL, and 3.3-V PCML. 3.3-V PCML is an open-drain standard and therefore requires external termination to 3.3 V. All other standards are supported by all I/O banks. The top I/O banks 1, 2, 3, and 4 only support non-HSDI I/O pins if the design does not use HSDI circuitry. If the design uses any HSDI channel, banks 1, 2, 3, and 4 all do not support regular I/O pins.

Additionally, the EP1M350 device includes the Flexible-LVDS feature, providing support for up to 100 LVDS channels on all regular I/O banks. Regular I/O banks in EP1M350 devices include dedicated LVDS input and output buffers that do not require any external components except for 100- $\Omega$  termination resistors on receiver channels.

For the HSDI I/O band, half of the dedicated banks support LVDS, 3.3-V PCML or LVPECL, and receiver inputs, while the other half support LVDS, PCML or LVPECL, and transmitter outputs. A single device can support 1.5-V, 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a V<sub>CCIO</sub> standard independently. Each bank can also use a separate V<sub>REF</sub> level so that each bank can support any of the terminated standards (such as SSTL-3) independently. A bank can support a single V<sub>REF</sub> level. Each bank contains a fixed VREF pin for voltage referenced standards. This pin can be used as a regular I/O if a V<sub>REF</sub> standard is not used. Table 13 shows the number of I/O banks in each Mercury device.

| Table 13. Number of I/O Banks per Device |                   |                     |  |  |  |
|--|-------------------|---------------------|--|--|--|
| Device                                   | Regular I/O Banks | HSDI Band I/O Banks |  |  |  |
| EP1M120                                  | 8                 | 4                   |  |  |  |
| EP1M350                                  | 12                | 4                   |  |  |  |

Each bank can support multiple standards with the same  $V_{\rm CCIO}$  for output pins. For EP1M120 devices, each bank can support one voltage-referenced I/O standard, but can support multiple I/O standards with the same  $V_{\rm CCIO}$  and  $V_{\rm REF}$  voltage levels. For example, when  $V_{\rm CCIO}$  is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs. Figure 30 shows the I/O bank layout for an EP1M120 device. For EP1M350 devices, each bank can support two voltage-reverenced I/O standards; each I/O bank is split into two voltage-referenced sub-banks. When using the two HSDI transmitter banks as regular I/O banks in a non-HSDI mode, those two banks require the same  $V_{\rm CCIO}$  level. However, each HSDI transmitter bank supports its own  $V_{\rm REF}$  level.

The PLLs in Mercury devices are enabled through the Quartus II software. External devices are not required to use these features.

# Advanced ClockBoost Multiplication & Division

Each Mercury PLL includes circuitry that provides clock synthesis for up to four outputs (three internal outputs and one external output) using  $m/(n \times \text{output}$  divider) scaling. When a PLL is locked, the locked output clock aligns to the rising edge of the input clock. The closed loop equation for Figure 31 gives an output frequency  $f_{\text{clock0}} = (m/(n \times k))f_{\text{IN}}$ ,  $f_{\text{clock1}} = (m/(n \times p))f_{\text{IN}}$ ,  $f_{\text{clock2}} = (m/(n \times q))f_{\text{IN}}$ , and  $f_{\text{clock}\_ext} = (m/(n \times v))f_{\text{IN}}$  or  $f_{\text{clock1}}$ . These equations allow the multiplication or division of clocks by a programmable number. The Quartus II software automatically chooses the appropriate scaling factors according to the frequency, multiplication, and division values entered.

A single PLL in a Mercury device allows for multiple user-defined multiplication and division ratios that are not possible even with multiple delay-locked loops (DLLs). For example, if a frequency scaling factor of 3.75 is needed for a given input clock, a multiplication factor of 15 and a division factor of 4 can be entered. This advanced multiplication scaling can be performed with a single PLL, making it unnecessary to cascade PLL outputs.

# **External Clock Outputs**

Mercury devices have four low-jitter external clocks available for external clock sources. Other devices on the board can use these outputs as clock sources.

There are three modes for external clock outputs. Multiplication is allowed in all external clock output modes.

- Zero Delay Buffer: The external clock output pin is phase aligned with the clock input pin for zero delay. Programmable phase shift and time delay shift are not allowed in this configuration. Multiplication is allowed with the zero delay buffer mode. The MegaWizard interface for altclklock should be used to verify possible clock settings.
- External Feedback: The external feedback input pin is phase aligned with clock input pin. By aligning these clocks, you can actively remove clock delay and skew between devices. Multiplication is allowed with the external feedback mode. This mode has the same restrictions as zero delay buffer mode.

# Lock Signals

|  | The Mercury device general purpose PLL circuits support individual LOCK signals. The LOCK signal drives high when the PLL has locked onto the input clock. Lock remains high as long as the input remains within specification. It will go low if the input is out of specification. A LOCK pin is optional for each PLL used in the Mercury devices; when not used, they are I/O pins. This signal is not available internally; if it is used in the core, it must be fed back in with an input pin.   |
|--|---|
| SignalTap<br>Embedded<br>Logic Analyzer                | Mercury devices include device enhancements to support the SignalTap<br>embedded logic analyzer. By including this circuitry, the Mercury device<br>provides the ability to monitor design operation over a period of time<br>through the IEEE Std. 1149.1 JTAG circuitry; a designer can analyze<br>internal logic at speed without bringing internal signals to the I/O pins.<br>This feature is particularly important for advanced packages such as<br>FineLine BGA packages, because it can be difficult to add a connection to<br>a pin during the debugging process after a board is designed and<br>manufactured.                         |
| IEEE Std.<br>1149.1 (JTAG)<br>Boundary-Scan<br>Support | All Mercury devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. Mercury devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Standard Test and Programming Language (STAPL) Files (.jam) or Jam STAPL Byte-Code Files (.jbc). Mercury devices also use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. Mercury devices support the JTAG instructions shown in Table 16. |

#### Mercury Programmable Logic Device Family Data Sheet

| Table 23. LVTTL Specifications     Note (10) |                           |                                     |         |         |       |  |
|--|---------------------------|-------------------------------------|---------|---------|-------|--|
| Symbol                                       | Parameter                 | Conditions                          | Minimum | Maximum | Units |  |
| V <sub>CCIO</sub>                            | Output supply voltage     |                                     | 3.0     | 3.6     | V     |  |
| VIH  | High-level input voltage  |                                     | 1.7     | 4.1     | V     |  |
| V <sub>IL</sub>                              | Low-level input voltage   |                                     | -0.5    | 0.7     | V     |  |
| I <sub>I</sub>                               | Input pin leakage current | $V_{IN} = 0 V \text{ or } V_{CCIO}$ | -10     | 10      | μA    |  |
| V <sub>OH</sub>                              | High-level output voltage | I <sub>OH</sub> = -4 mA             | 2.4     |         | V     |  |
| V <sub>OL</sub>                              | Low-level output voltage  | I <sub>OL</sub> = 4 mA              |         | 0.45    | V     |  |

# Table 24. LVCMOS Specifications

| Symbol            | Parameter                  | Conditions  | Minimum                 | Maximum | Units |
|-------------------|----------------------------|---|-------------------------|---------|-------|
| V <sub>CCIO</sub> | Power supply voltage range |   | 3.0                     | 3.6     | V     |
| V <sub>IH</sub>   | High-level input voltage   |   | 1.7                     | 4.1     | V     |
| V <sub>IL</sub>   | Low-level input voltage    |   | -0.5                    | 0.7     | V     |
| I <sub>I</sub>    | Input pin leakage current  | $V_{IN} = 0 V \text{ or } V_{CCIO}$                   | -10                     | 10      | μΑ    |
| V <sub>OH</sub>   | High-level output voltage  | V <sub>CCIO</sub> = 3.0,<br>I <sub>OH</sub> = -0.1 mA | V <sub>CCIO</sub> – 0.2 |         | V     |
| V <sub>OL</sub>   | Low-level output voltage   | V <sub>CCIO</sub> = 3.0,<br>I <sub>OL</sub> = 0.1 mA  |                         | 0.2     | V     |

# Table 25. 2.5-V I/O Specifications Note (10)

| Cumhal            | Deverseter                | Conditions                          | N dina ina coma | Maylingung | Unite |
|-------------------|---------------------------|-------------------------------------|-----------------|------------|-------|
| Symbol            | Parameter                 | Conditions                          | wiinimum        | waximum    | Units |
| V <sub>CCIO</sub> | Output supply voltage     |                                     | 2.375           | 2.625      | V     |
| V <sub>IH</sub>   | High-level input voltage  |                                     | 1.7             | 4.1        | V     |
| V <sub>IL</sub>   | Low-level input voltage   |                                     | -0.5            | 0.7        | V     |
| l <sub>l</sub>    | Input pin leakage current | $V_{IN} = 0 V \text{ or } V_{CCIO}$ | 10              | 10         | μΑ    |
| V <sub>OH</sub>   | High-level output voltage | I <sub>OH</sub> = -0.1 mA           | 2.1             |            | V     |
|                   |                           | $I_{OH} = -1 \text{ mA}$            | 2.0             |            | V     |
|                   |                           | $I_{OH} = -2 \text{ mA}$            | 1.7             |            | V     |
| V <sub>OL</sub>   | Low-level output voltage  | I <sub>OL</sub> = 0.1 mA            |                 | 0.2        | V     |
|                   |                           | I <sub>OH</sub> = 1 mA              |                 | 0.4        | V     |
|                   |                           | I <sub>OH</sub> = 2 mA              |                 | 0.7        | V     |

#### Mercury Programmable Logic Device Family Data Sheet

| Table 36. SSTL-3 Class II Specifications     Note (10) |                           |                           |                        |                  |                         |       |
|--|---------------------------|---------------------------|------------------------|------------------|-------------------------|-------|
| Symbol   | Parameter                 | Conditions                | Minimum                | Typical          | Maximum                 | Units |
| V <sub>CCIO</sub>                                      | I/O supply voltage        |                           | 3.0                    | 3.3              | 3.6                     | V     |
| V <sub>TT</sub>  | Termination voltage       |                           | $V_{REF} - 0.05$       | V <sub>REF</sub> | V <sub>REF</sub> + 0.05 | V     |
| V <sub>REF</sub>                                       | Reference voltage         |                           | 1.3                    | 1.5              | 1.7                     | V     |
| V <sub>IH</sub>  | High-level input voltage  |                           | V <sub>REF</sub> + 0.2 |                  | $V_{CCIO} + 0.3$        | V     |
| V <sub>IL</sub>  | Low-level input voltage   |                           | -0.3                   |                  | $V_{REF} - 0.2$         | V     |
| V <sub>OH</sub>  | High-level output voltage | $I_{OH} = -16 \text{ mA}$ | V <sub>TT</sub> + 0.8  |                  |                         | V     |
| V <sub>OL</sub>  | Low-level output voltage  | I <sub>OL</sub> = 16 mA   |                        |                  | V <sub>TT</sub> – 0.8   | V     |

# Table 37. 3.3-V AGP -2X Specifications

| Symbol            | Parameter                     | Conditions                | Minimum                       | Typical | Maximum                       | Units |
|-------------------|-------------------------------|---------------------------|-------------------------------|---------|-------------------------------|-------|
| V <sub>CCIO</sub> | I/O supply voltage            |                           | 3.15                          | 3.3     | 3.45                          | V     |
| V <sub>REF</sub>  | Reference voltage             |                           | $0.39 \times V_{\text{CCIO}}$ |         | $0.41 \times V_{\text{CCIO}}$ | V     |
| V <sub>IH</sub>   | High-level input voltage (12) |                           | $0.5 	imes V_{CCIO}$          |         | V <sub>CCIO</sub> + 0.5       | V     |
| V <sub>IL</sub>   | Low-level input voltage (12)  |                           |                               |         | $0.3 	imes V_{CCIO}$          | V     |
| V <sub>OH</sub>   | High-level output voltage     | I <sub>OUT</sub> = -20 μA | $0.9 \times V_{CCIO}$         |         | 3.6                           | V     |
| V <sub>OL</sub>   | Low-level output voltage      | I <sub>OUT</sub> = 20 μA  |                               |         | $0.1 \times V_{CCIO}$         | V     |
| l <sub>l</sub>    | Input pin leakage current     | $0 < V_{IN} < V_{CCIO}$   |                               |         | ±10                           | μA    |

| Table 38. 3.3-V AGP -1X Specifications |                               |                           |                      |         |                         |       |  |
|--|-------------------------------|---------------------------|----------------------|---------|-------------------------|-------|--|
| Symbol                                 | Parameter                     | Conditions                | Minimum              | Typical | Maximum                 | Units |  |
| V <sub>CCIO</sub>                      | I/O supply voltage            |                           | 3.15                 | 3.3     | 3.45                    | V     |  |
| V <sub>IH</sub>                        | High-level input voltage (12) |                           | $0.5 	imes V_{CCIO}$ |         | V <sub>CCIO</sub> + 0.5 | V     |  |
| V <sub>IL</sub>                        | Low-level input voltage (12)  |                           |                      |         | $0.3 	imes V_{CCIO}$    | V     |  |
| V <sub>OH</sub>                        | High-level output voltage     | I <sub>OUT</sub> = -20 μA | $0.9 	imes V_{CCIO}$ |         | 3.6                     | V     |  |
| V <sub>OL</sub>                        | Low-level output voltage      | I <sub>OUT</sub> = 20 μA  |                      |         | $0.1 	imes V_{CCIO}$    | V     |  |
| I <sub>I</sub>                         | Input pin leakage current     | $0 < V_{IN} < V_{CCIO}$   |                      |         | ±10                     | μA    |  |

# Tables 44 and 45 describe the Mercury device's external timing parameters.

| Table 44. Mercury External Timing Parameters     Notes (1), (2) |   |            |  |  |
|---|---|------------|--|--|
| Symbol  | Parameter   | Conditions |  |  |
| t <sub>INSU</sub>   | Setup time with global clock at IOE register                |            |  |  |
| t <sub>INH</sub>  | Hold time with global clock at IOE register                 |            |  |  |
| t <sub>OUTCO</sub>  | Clock-to-output delay with global clock at IOE register     | C1 = 35 pF |  |  |
| t <sub>INSUPLL</sub>  | Setup time with PLL clock at IOE input register             |            |  |  |
| t <sub>INHPLL</sub>   | Hold time with PLL clock at IOE input register              |            |  |  |
| t <sub>OUTCOPLL</sub>   | Clock-to-output delay with PLL clock at IOE output register | C1 = 35 pF |  |  |

 Table 45. Mercury External Bidirectional Timing Parameters
 Notes (1), (2)

| Symbol                     | Parameter   | Conditions |  |  |  |  |
|----------------------------|---|------------|--|--|--|--|
| t <sub>INSUBIDIR</sub>     | Setup time for bidirectional pins with gobal clock at IOE input register              |            |  |  |  |  |
| t <sub>INHBIDIR</sub>      | Hold time for bidirectional pins with global clock at IOE input register              |            |  |  |  |  |
| <sup>t</sup> OUTCOBIDIR    | Clock-to-output delay for bidirectional pins with global clock at IOE output register | C1 = 35 pF |  |  |  |  |
| t <sub>XZBIDIR</sub>       | Synchronous IOE output enable register to output buffer disable delay                 | C1 = 35 pF |  |  |  |  |
| t <sub>ZXBIDIR</sub>       | Synchronous IOE output enable register output buffer enable delay                     | C1 = 35 pF |  |  |  |  |
| t <sub>INSUBIDIRPLL</sub>  | Setup time for bidirectional pins with PLL clock at IOE input register                |            |  |  |  |  |
| t <sub>INHBIDIRPLL</sub>   | Hold time for bidirectional pins with PLL clock at IOE input register                 |            |  |  |  |  |
| <sup>t</sup> OUTCOBIDIRPLL | Clock-to-output delay for bidirectional pins with PLL clock at IOE output register    | C1 = 35 pF |  |  |  |  |
| <sup>t</sup> XZBIDIRPLL    | Synchronous IOE output enable register to output buffer disable delay with PLL        | C1 = 35 pF |  |  |  |  |
| t <sub>ZXBIDIRPLL</sub>    | Synchronous IOE output enable register output buffer enable delay with PLL            | C1 = 35 pF |  |  |  |  |

Notes to Tables 44 and 45:

(1) These timing parameters are sample-tested only.

(2) All timing parameters are either to and/or from pins, including global clock pins.

| Table 51. EP1M350 External Bidirectional Timing Parameters       Note (1) |                |      |                |      |                |      |      |
|---|----------------|------|----------------|------|----------------|------|------|
| Symbol  | -5 Speed Grade |      | -6 Speed Grade |      | -7 Speed Grade |      | Unit |
|   | Min            | Max  | Min            | Мах  | Min            | Max  |      |
| t <sub>INSUBIDIR</sub>  | 0.60           |      | 0.57           |      | 0.71           |      | ns   |
| t <sub>INHBIDIR</sub>   | 0.00           |      | 0.00           |      | 0.00           |      | ns   |
| t <sub>OUTCOBIDIR</sub>   | 2.00           | 3.95 | 2.00           | 3.97 | 2.00           | 4.75 | ns   |
| t <sub>XZBIDIR</sub>  |                | 3.90 |                | 3.93 |                | 4.70 | ns   |
| t <sub>ZXBIDIR</sub> (2)  |                | 3.90 |                | 3.93 |                | 4.70 | ns   |
| t <sub>ZXBIDIR</sub> (3)  |                | 4.10 |                | 4.13 |                | 4.94 | ns   |
| t <sub>INSUBIDIRPLL</sub>   | 0.69           |      | 0.70           |      | 0.82           |      | ns   |
| t <sub>INHBIDIRPLL</sub>  | 0.00           |      | 0.00           |      | 0.00           |      | ns   |
| toutcobidirpll  | 0.50           | 2.23 | 0.50           | 2.23 | 0.50           | 2.69 | ns   |
| t <sub>XZBIDIRPLL</sub>   |                | 2.19 |                | 2.18 |                | 2.63 | ns   |
| t <sub>ZXBIDIRPLL</sub> (2)   |                | 2.19 |                | 2.18 |                | 2.63 | ns   |
| t <sub>ZXBIDIRPLL</sub> (3)   |                | 2.39 |                | 2.38 |                | 2.87 | ns   |

#### Notes to Tables 46 – 51:

 Timing will vary by I/O pin placement. Therefore, use the Quartus II software to determine exact I/O timing for each pin.

(2) This parameter is measured with the Increase t<sub>ZX</sub> Delay to Output Pin option set to Off.

(3) This parameter is measured with the Increase  $t_{ZX}$  Delay to Output Pin option set to On.

# Power Consumption

Detailed power consumption information for Mercury devices will be released when available.

# Configuration & Operation

The Mercury architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

# **Operating Modes**

The Mercury architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up and before and during configuration. Together, the configuration and initialization processes are called command mode; normal device operation is called user mode.