



#### Welcome to <u>E-XFL.COM</u>

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	12V1
Core Size	16-Bit
Speed	25MHz
Connectivity	IrDA, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 5.5V
Data Converters	A/D 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s12vr64af0mlcr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to: http://nxp.com/

A full list of family members and options is included in the device overview section.

The following revision history table summarizes changes contained in this document.

This document contains information for all constituent modules, with the exception of the CPU. For CPU information please refer to CPU12-1 in the CPU12 & CPU12X Reference Manual.

## **Revision History**

Date	Revision Level	Description
06-July-2015	Rev 4.0 Draft C	<ul> <li>Removed electrical parameter classification</li> <li>Changed BATS low voltage warning levels in Table I-2 NUM 1,5 and 6</li> <li>Removed 32QFN package</li> <li>Added thermal specs for S12VR32</li> </ul>
27-August-2015	Rev 4.0	Updated S12HSDRVV3
21-December-2015	Rev 4.1	• Changed VDDX low voltage reset assert level from min 2.97V to 2.95V. see Table B-1 item 7b
8-February-2016	Rev 4.2	Replaced Freescale logo by NXP logo

NXP Semiconductor reserves the right to make changes without further notice to any products herein. NXP Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does NXP Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. NXP Semiconductor does not convey any license under its patent rights nor the rights of others. NXP Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the NXP Semiconductor could create a situation where personal injury or death may occur. Should Buyer purchase or use NXP Semiconducts for any such unintended or unauthorized application, Buyer shall indemnify and hold NXP Semiconduct and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death with such unintended or unauthorized use, even if such claim alleges that NXP Semiconductor was negligent regarding the design or manufacture of the part.

- Dynamic power mode: Wait
  - This mode is entered when the CPU executes the WAI instruction. In this mode the CPU will not execute instructions. The internal CPU clock is switched off. All peripherals can be active in system wait mode. For further power consumption the peripherals can individually turn off their local clocks. Asserting RESET, XIRQ, IRQ, or any other interrupt that is not masked ends system wait mode.
- Static power mode Pseudo-stop:
  - In this mode the system clocks are stopped but the oscillator is still running and the real time interrupt (RTI) and watchdog (COP), Autonomous Periodic Interrupt (API) and ATD modules may be enabled. Other peripherals are turned off. This mode consumes more current than system STOP mode but, as the oscillator continues to run, the full speed wake up time from this mode is significantly shorter.
- Static power mode: Stop
  - The oscillator is stopped in this mode. By default, all clocks are switched off and all counters and dividers remain frozen. The autonomous periodic interrupt (API), key wake-up and the SCI modules may be enabled to wake the device.

# 1.9 Security

The MCU security mechanism prevents unauthorized access to the Flash memory. Refer to Section 5.4.1 Security and Section 18.5 Security.

# 1.10 Resets and Interrupts

Consult the S12 CPU manual and the S12SINT section for information on exception processing.

## 1.10.1 Resets

Table 1-9. lists all Reset sources and the vector locations. Resets are explained in detail in the Chapter 4, "S12 Clock, Reset and Power Management Unit (S12CPMU\_UHV\_V8)".

Vector Address	Reset Source		Local Enable
\$FFFE	Power-On Reset (POR)	None	None
\$FFFE	Low Voltage Reset (LVR)	None	None
\$FFFE	External pin RESET	None	None
\$FFFE	Illegal Address Reset	None	None
\$FFFC	Clock monitor reset	None	OSCE Bit in CPMUOSC register

### Table 1-9. Reset Sources and Vector Locations

### CAUTION

The ADC's reference voltage  $V_{RH}$  must must remain at a constant level throughout the conversion process.

The reference voltage  $V_{BG}$  is measured under the conditions shown in Table 1-15.. The value stored in the IFR is the average of eight consecutive conversions at  $T_J=150^{\circ}C$  and eight consecutive conversions at  $T_J=-40^{\circ}C$ .

Description	Symbol	Value	Unit
Regulator supply voltage	V <sub>SUP</sub>	5	V
I/O supply voltage	V <sub>DDX</sub>	5	V
Analog supply voltage	V <sub>DDA</sub>	5	V
ADC clock	f <sub>adcclk</sub>	6.25	MHz
ADC sample time	t <sub>smp</sub>	4	ADC clock cycles
Bus frequency	f <sub>bus</sub>	25	MHz
Junction temperature	Tj	-40 150	°C
Code execution		from RAM	

Table 1-15. Measurement Conditions for V<sub>BG</sub> ADC Conversion<sup>1</sup>

<sup>1</sup> Voltage Regulator bypassed, VDDX and VDDA supplied from tester

# 2.3.31 Port P Polarity Select Register (PPSP)



Field	Description
5-0 PPSP	<ul> <li>Pull device Polarity Select register port P — Configure pull device polarity and pin interrupt edge polarity on input pin This bit selects a pullup or a pulldown device if enabled on the associated port input pin.</li> <li>This bit also selects the polarity of the active pin interrupt edge.</li> <li>1 A pulldown device is selected; rising edge selected</li> <li>0 A pullup device is selected; falling edge selected</li> </ul>

#### MC9S12VR Family Reference Manual, Rev. 4.2



Depending on the COP configuration there might be a significant latency time until COP is active again after exit from Stop Mode due to clock domain crossing synchronization. This latency time occurs if COP clock source is ACLK and the CSAD bit is set (please refer to CSAD bit description for details).

except COP off value if the COP was enabled during pre-load via NVM memory.

The COP clock source select bits can not be pre-loaded via NVM memory at reset release. The IRC clock is the default COP clock source out of reset.

The COP clock source select bits (COPOSCSEL0/1) and ACLK clock control bit in Stop Mode (CSAD) can be modified until the CPMUCOP register write once has taken place. Therefore these control bits should be modified before the final COP time-out period and window COP setting is written. The CPMUCOP register access to modify the COP time-out period and window COP setting in MCU Normal Mode after reset release must be done with the WRTMASK bit cleared otherwise the update is ignored and this access does not count as the write once.

# 4.5.5 **Power-On Reset (POR)**

The on-chip POR circuitry detects when the internal supply VDD drops below an appropriate voltage level. The POR is deasserted, if the internal supply VDD exceeds an appropriate voltage level (voltage levels not specified in this document because this internal supply is not visible on device pins).

# 4.5.6 Low-Voltage Reset (LVR)

The on-chip LVR circuitry detects when one of the supply voltages VDD, VDDX and VDDF drops below an appropriate voltage level. If LVR is deasserted the MCU is fully operational at the specified maximum speed. The LVR assert and deassert levels for the supply voltage VDDX are  $V_{LVRXA}$  and  $V_{LVRXD}$  and are specified in the device Reference Manual.

# 4.6 Interrupts

The interrupt/reset vectors requested by the S12CPMU\_UHV\_V8 are listed in Table 4-34. Refer to MCU specification for related vector addresses and priorities.

Interrupt Source	CCR Mask	Local Enable
RTI time-out interrupt	I bit	CPMUINT (RTIE)
PLL lock interrupt	I bit	CPMUINT (LOCKIE)
Oscillator status interrupt	I bit	CPMUINT (OSCIE)
Low voltage interrupt	I bit	CPMULVCTL (LVIE)
High temperature interrupt	I bit	CPMUHTCTL (HTIE)
Autonomous Periodical Interrupt	I bit	CPMUAPICTL (APIE)

Table 4-34. S12CPMU\_UHV\_V8 Interrupt Vectors

- 4-stage state sequencer for trace buffer control
  - Tracing session trigger linked to Final State of state sequencer
  - Begin and End alignment of tracing to trigger

## 6.1.4 Modes of Operation

The DBG module can be used in all MCU functional modes.

During BDM hardware accesses and whilst the BDM module is active, CPU monitoring is disabled. When the CPU enters active BDM Mode through a BACKGROUND command, the DBG module, if already armed, remains armed.

The DBG module tracing is disabled if the MCU is secure, however, breakpoints can still be generated.

BDM Enable	BDM Active	MCU Secure	Comparator Matches Enabled	Breakpoints Possible	Tagging Possible	Tracing Possible
Х	Х	1	Yes	Yes	Yes	No
0	0	0	Yes	Only SWI	Yes	Yes
0	1	0	Active BDM not possible when not enabled			
1	0	0	Yes	Yes	Yes	Yes
1	1	0	No	No	No	No

Table 6-2. Mode Dependent Restriction Summary

6.1.5 Block Diagram	
---------------------	--



Figure 6-1. Debug Module Block Diagram

MC9S12VR Family Reference Manual, Rev. 4.2

is generated. Configuring CompA and CompC the same, it is possible to generate a breakpoint on the third consecutive occurrence of event M0 without a reset M1.



Scenario 10b shows the case that after M2 then M1 must occur before M0. Starting from a particular point in code, event M2 must always be followed by M1 before M0. If after any M2, event M0 occurs before M1 then a trigger is generated.

#### Analog-to-Digital Converter (ADC12B6CV2)

SC	CD	СС	СВ	СА	Analog Input Channel
0	0	0	0	0	AN0
	0	0	0	1	AN1
	0	0	1	0	AN2
	0	0	1	1	AN3
	0	1	0	0	AN4
	0	1	0	1	AN5
	0	1	1	0	AN5
	0	1	1	1	AN5
	1	0	0	0	AN5
	1	0	0	1	AN5
	1	0	1	0	AN5
	1	0	1	1	AN5
	1	1	0	0	AN5
	1	1	0	1	AN5
	1	1	1	0	AN5
	1	1	1	1	AN5
1	0	0	0	0	Internal_6, Temperature sense of ADC hardmacro
	0	0	0	1	Internal_7
	0	0	1	0	Internal_0
	0	0	1	1	Internal_1
	0	1	0	0	VRH
	0	1	0	1	VRL
	0	1	1	0	(VRH+VRL) / 2
	0	1	1	1	Reserved
	1	0	0	0	Internal_2
	1	0	0	1	Internal_3
	1	0	1	0	Internal_4
	1	0	1	1	Internal_5
	1	Х	Х	Х	Reserved

Table 8-15. Analog Input Channel Select Coding

Table 8-16. ATDSTAT0	Field	Descriptions	(continued)
----------------------	-------	--------------	-------------

Field	Description
3-0 CC[3:0]	<b>Conversion Counter</b> — These 4 read-only bits are the binary value of the conversion counter. The conversion counter points to the result register that will receive the result of the current conversion. E.g. CC3=0, CC2=1, CC1=1, CC0=0 indicates that the result of the current conversion will be in ATD Result Register 6. If in non-FIFO mode (FIFO=0) the conversion counter is initialized to zero at the beginning and end of the conversion sequence. If in FIFO mode (FIFO=1) the register counter is not initialized. The conversion counter wraps around when its maximum value is reached. Aborting a conversion or starting a new conversion clears the conversion counter even if FIFO=1.

## 8.3.2.8 ATD Compare Enable Register (ATDCMPE)

Writes to this register will abort current conversion sequence.

Read: Anytime

Write: Anytime

Module Base + 0x0008



### Figure 8-10. ATD Compare Enable Register (ATDCMPE)

#### Table 8-17. ATDCMPE Field Descriptions

Field	Description
5–0 CMPE[5:0]	Compare Enable for Conversion Number $n$ ( $n$ = 5, 4, 3, 2, 1, 0) of a Sequence ( $n$ conversion number, NOT channel number!) — These bits enable automatic compare of conversion results individually for conversions of a sequence. The sense of each comparison is determined by the CMPHT[ $n$ ] bit in the ATDCMPHT register.
	<ul> <li>For each conversion number with CMPE[n]=1 do the following:</li> <li>1) Write compare value to ATDDRn result register</li> <li>2) Write compare operator with CMPHT[n] in ATDCPMHT register</li> </ul>
	<ul> <li>CCF[n] in ATDSTAT2 register will flag individual success of any comparison.</li> <li>0 No automatic compare</li> <li>1 Automatic compare of results for conversion n of a sequence is enabled.</li> </ul>

# 10.3.2.7 SCI Status Register 1 (SCISR1)

The SCISR1 and SCISR2 registers provides inputs to the MCU for generation of SCI interrupts. Also, these registers can be polled by the MCU to check the status of these bits. The flag-clearing procedures require that the status register be read followed by a read or write to the SCI data register. It is permissible to execute other instructions between the two steps as long as it does not compromise the handling of I/O, but the order of operations is important for flag clearing.



Figure 10-10. SCI Status Register 1 (SCISR1)

Read: Anytime

Write: Has no meaning or effect

Field	Description
7 TDRE	<ul> <li>Transmit Data Register Empty Flag — TDRE is set when the transmit shift register receives a byte from the SCI data register. When TDRE is 1, the transmit data register (SCIDRH/L) is empty and can receive a new value to transmit.Clear TDRE by reading SCI status register 1 (SCISR1), with TDRE set and then writing to SCI data register low (SCIDRL).</li> <li>0 No byte transferred to transmit shift register</li> <li>1 Byte transferred to transmit shift register; transmit data register empty</li> </ul>
6 TC	<b>Transmit Complete Flag</b> — TC is set low when there is a transmission in progress or when a preamble or break character is loaded. TC is set high when the TDRE flag is set and no data, preamble, or break character is being transmitted. When TC is set, the TXD pin becomes idle (logic 1). Clear TC by reading SCI status register 1 (SCISR1) with TC set and then writing to SCI data register low (SCIDRL). TC is cleared automatically when data, preamble, or break is queued and ready to be sent. TC is cleared in the event of a simultaneous set and clear of the TC flag (transmission not complete). 0 Transmission in progress 1 No transmission in progress
5 RDRF	<ul> <li>Receive Data Register Full Flag — RDRF is set when the data in the receive shift register transfers to the SCI data register.</li> <li>Clear RDRF by reading SCI status register 1 (SCISR1) with RDRF set and then reading SCI data register low (SCIDRL).</li> <li>Data not available in SCI data register</li> <li>Received data available in SCI data register</li> </ul>
4 IDLE	Idle Line Flag — IDLE is set when 10 consecutive logic 1s (if M = 0) or 11 consecutive logic 1s (if M = 1) appear on the receiver input. Once the IDLE flag is cleared, a valid frame must again set the RDRF flag before an idle condition can set the IDLE flag.Clear IDLE by reading SCI status register 1 (SCISR1) with IDLE set and then reading SCI data register low (SCIDRL).         0       Receiver input is either active now or has never become active since the IDLE flag was last cleared         1       Receiver input has become idle         Note: When the receiver wakeup bit (RWU) is set, an idle line condition does not set the IDLE flag.

#### Serial Communication Interface (S12SCIV6)

The transmitting device can address messages to selected receivers by including addressing information in the initial frame or frames of each message.

The WAKE bit in SCI control register 1 (SCICR1) determines how the SCI is brought out of the standby state to process an incoming message. The WAKE bit enables either idle line wakeup or address mark wakeup.

## 10.4.6.6.1 Idle Input line Wakeup (WAKE = 0)

In this wakeup method, an idle condition on the RXD pin clears the RWU bit and wakes up the SCI. The initial frame or frames of every message contain addressing information. All receivers evaluate the addressing information, and receivers for which the message is addressed process the frames that follow. Any receiver for which a message is not addressed can set its RWU bit and return to the standby state. The RWU bit remains set and the receiver remains on standby until another idle character appears on the RXD pin.

Idle line wakeup requires that messages be separated by at least one idle character and that no message contains idle characters.

The idle character that wakes a receiver does not set the receiver idle bit, IDLE, or the receive data register full flag, RDRF.

The idle line type bit, ILT, determines whether the receiver begins counting logic 1s as idle character bits after the start bit or after the stop bit. ILT is in SCI control register 1 (SCICR1).

## 10.4.6.6.2 Address Mark Wakeup (WAKE = 1)

In this wakeup method, a logic 1 in the most significant bit (MSB) position of a frame clears the RWU bit and wakes up the SCI. The logic 1 in the MSB position marks a frame as an address frame that contains addressing information. All receivers evaluate the addressing information, and the receivers for which the message is addressed process the frames that follow. Any receiver for which a message is not addressed can set its RWU bit and return to the standby state. The RWU bit remains set and the receiver remains on standby until another address frame appears on the RXD pin.

The logic 1 MSB of an address frame clears the receiver's RWU bit before the stop bit is received and sets the RDRF flag.

Address mark wakeup allows messages to contain idle characters but requires that the MSB be reserved for use in address frames.

## NOTE

With the WAKE bit clear, setting the RWU bit after the RXD pin has been idle can cause the receiver to wake up immediately.

# **10.4.7** Single-Wire Operation

Normally, the SCI uses two pins for transmitting and receiving. In single-wire operation, the RXD pin is disconnected from the SCI. The SCI uses the TXD pin for both receiving and transmitting.



Figure 10-30. Single-Wire Operation (LOOPS = 1, RSRC = 1)

Enable single-wire operation by setting the LOOPS bit and the receiver source bit, RSRC, in SCI control register 1 (SCICR1). Setting the LOOPS bit disables the path from the RXD pin to the receiver. Setting the RSRC bit connects the TXD pin to the receiver. Both the transmitter and receiver must be enabled (TE = 1 and RE = 1). The TXDIR bit (SCISR2[1]) determines whether the TXD pin is going to be used as an input (TXDIR = 0) or an output (TXDIR = 1) in this mode of operation.

### NOTE

In single-wire operation data from the TXD pin is inverted if RXPOL is set.

## **10.4.8** Loop Operation

In loop operation the transmitter output goes to the receiver input. The RXD pin is disconnected from the SCI.



Figure 10-31. Loop Operation (LOOPS = 1, RSRC = 0)

Enable loop operation by setting the LOOPS bit and clearing the RSRC bit in SCI control register 1 (SCICR1). Setting the LOOPS bit disables the path from the RXD pin to the receiver. Clearing the RSRC bit connects the transmitter output to the receiver input. Both the transmitter and receiver must be enabled (TE = 1 and RE = 1).

### NOTE

In loop operation data from the transmitter is not recognized by the receiver if RXPOL and TXPOL are not the same.

# **10.5** Initialization/Application Information

## **10.5.1** Reset Initialization

See Section 10.3.2, "Register Descriptions".

RXEDGIF	SCIASR1[7]	RXEDGIE	Active high level. Indicates that an active edge (falling for RXPOL = 0, rising for RXPOL = 1) was detected.
BERRIF	SCIASR1[1]	BERRIE	Active high level. Indicates that a mismatch between transmitted and received data in a single wire application has happened.
BKDIF	SCIASR1[0]	BRKDIE	Active high level. Indicates that a break character has been received.

### Table 10-20. SCI Interrupt Sources

#### Serial Peripheral Interface (S12SPIV5) for S12VR64

SPPR2	SPPR1	SPPR0	SPR2	SPR1	SPR0	Baud Rate Divisor	Baud Rate	
1	1	0	1	0	0	224	111.61 kbit/s	
1	1	0	1	0	1	448	55.80 kbit/s	
1	1	0	1	1	0	896	27.90 kbit/s	
1	1	0	1	1	1	1792	13.95 kbit/s	
1	1	1	0	0	0	16	1.5625 Mbit/s	
1	1	1	0	0	1	32	781.25 kbit/s	
1	1	1	0	1	0	64	390.63 kbit/s	
1	1	1	0	1	1	128	195.31 kbit/s	
1	1	1	1	0	0	256	97.66 kbit/s	
1	1	1	1	0	1	512	48.83 kbit/s	
1	1	1	1	1	0	1024	24.41 kbit/s	
1	1	1	1	1	1	2048	12.21 kbit/s	

#### Table 11-7. Example SPI Baud Rate Selection (25 MHz Bus Clock) (Sheet 3 of 3)

## 11.3.2.4 SPI Status Register (SPISR)



Figure 11-6. SPI Status Register (SPISR)

## Read: Anytime

Write: Has no effect

Field	Description
7 SPIF	<ul> <li>SPIF Interrupt Flag — This bit is set after received data has been transferred into the SPI data register. For information about clearing SPIF Flag, please refer to Table 11-9.</li> <li>0 Transfer not yet complete.</li> <li>1 New data copied to SPIDR.</li> </ul>
5 SPTEF	<ul> <li>SPI Transmit Empty Interrupt Flag — If set, this bit indicates that the transmit data register is empty. For information about clearing this bit and placing data into the transmit data register, please refer to Table 11-10.</li> <li>O SPI data register not empty.</li> <li>1 SPI data register empty.</li> </ul>
4 MODF	<ul> <li>Mode Fault Flag — This bit is set if the SS input becomes low while the SPI is configured as a master and mode fault detection is enabled, MODFEN bit of SPICR2 register is set. Refer to MODFEN bit description in Section 11.3.2.2, "SPI Control Register 2 (SPICR2)". The flag is cleared automatically by a read of the SPI status register (with MODF set) followed by a write to the SPI control register 1.</li> <li>0 Mode fault has not occurred.</li> <li>1 Mode fault has occurred.</li> </ul>

### Serial Peripheral Interface (S12SPIV5) for S12VR64



Figure 11-10. Reception with SPIF serviced too late

# **11.4 Functional Description**

The SPI module allows a duplex, synchronous, serial communication between the MCU and peripheral devices. Software can poll the SPI status flags or SPI operation can be interrupt driven.

The SPI system is enabled by setting the SPI enable (SPE) bit in SPI control register 1. While SPE is set, the four associated SPI port pins are dedicated to the SPI function as:

- Slave select  $(\overline{SS})$
- Serial clock (SCK)
- Master out/slave in (MOSI)
- Master in/slave out (MISO)

#### Supply Voltage Sensor - (BATSV2)

## **17.3.2.1** BATS Module Enable Register (BATE)



Figure 17-3. BATS Module Enable Register (BATE)

<sup>1</sup> Read: Anytime

Write: Anytime

Field	Description									
6 BVHS	<b>BATS Voltage High Select</b> — This bit selects the trigger level for the Voltage Level High Condition (BVHC).									
	<ol> <li>Voltage level V<sub>HBI1</sub> is selected</li> <li>Voltage level V<sub>HBI2</sub> is selected</li> </ol>									
5:4 BVLS[1:0]	<b>BATS Voltage Low Select</b> — This bit selects the trigger level for the Voltage Level Low Condition (BVLC).									
	00 Voltage level V <sub>LBII</sub> is selected									
	10 Voltage level $V_{LB12}$ is selected 11 Voltage level $V_{LB13}$ is selected									
	Privotage level v <sub>LB14</sub> is selected									
BSUAE	<b>BATS VSUP ADC Connection Enable</b> — This bit connects the VSUP pin through the resistor chain to ground and connects the ADC channel to the divided down voltage. This bit can be set only if the BSEAE bit is cleared.									
	<ul><li>0 ADC Channel is disconnected</li><li>1 ADC Channel is connected</li></ul>									
2 BSUSE	<b>BATS VSUP Level Sense Enable</b> — This bit connects the VSUP pin through the resistor chain to ground and enables the Voltage Level Sense features measuring BVLC and BVHC. This bit can be set only if the BSESE bit is cleared.									
	0 Level Sense features disabled 1 Level Sense features enabled									
1 BSEAE	<b>BATS VSENSE ADC Connection Enable</b> — This bit connects the VSENSE pin through the resistor chain to ground and connects the ADC channel to divided down voltage. Setting this bit will clear bit BSUAE .									
	<ul><li>0 ADC Channel is disconnected</li><li>1 ADC Channel is connected</li></ul>									
0 BSESE	<b>BATS VSENSE Level Sense Enable</b> — This bit connects the VSENSE pin through the resistor chain to ground and enables the Voltage Level Sense features measuring BVLC and BVHC.Setting this bit will clear bit BSUSE									
	0 Level Sense features disabled 1 Level Sense features enabled									

### Table 17-2. BATE Field Description

## NOTE

# 18.3.2.3 Flash CCOB Index Register (FCCOBIX)

The FCCOBIX register is used to index the FCCOB register for Flash memory operations.



### Figure 18-6. FCCOB Index Register (FCCOBIX)

CCOBIX bits are readable and writable while remaining bits read 0 and are not writable.

### Table 18-12. FCCOBIX Field Descriptions

Field	Description
2–0 CCOBIX[1:0]	<b>Common Command Register Index</b> — The CCOBIX bits are used to select which word of the FCCOB register array is being read or written to See 18.3.2.11 Electr Common Command Object Register (ECCOP)." for more details
	being read of written to. See 18.5.2.11 Flash Common Command Object Register (FCCOB), for more details.

## 18.3.2.4 Flash Reserved0 Register (FRSV0)

This Flash register is reserved for factory testing.



Figure 18-7. Flash Reserved0 Register (FRSV0)

All bits in the FRSV0 register read 0 and are not writable.

# **18.3.2.5** Flash Configuration Register (FCNFG)

The FCNFG register enables the Flash command complete interrupt and forces ECC faults on Flash array read access from the CPU.



Figure 18-8. Flash Configuration Register (FCNFG)

MC9S12VR Family Reference Manual, Rev. 4.2

#### 32 KByte Flash Module (S12FTMRG32K128V1) for S12VR32

Address & Name		7	6	5	4	3	2	1	0
FRSV0	R	0	0	0	0	0	0	0	0
	W								
FCNFG	R W	CCIE	0	0	IGNSF	0	0	FDFD	FSFD
FERCNFG	R W	0	0	0	0	0	0	DFDIE	SFDIE
FSTAT	R W	CCIF	0	ACCERR	FPVIOL	MGBUSY	RSVD	MGSTAT1	MGSTAT0
FERSTAT	R W	0	0	0	0	0	0	DFDIF	SFDIF
FPROT	R W	FPOPEN	RNV6	FPHDIS	FPHS1	FPHS0	FPLDIS	FPLS1	FPLS0
EEPROT	R W	DPOPEN	0	0	0	0	0	DPS1	DPS0
FCCOBHI	R W	CCOB15	CCOB14	CCOB13	CCOB12	CCOB11	CCOB10	CCOB9	CCOB8
FCCOBLO	R W	CCOB7	CCOB6	CCOB5	CCOB4	CCOB3	CCOB2	CCOB1	CCOB0
FRSV1	R W	0	0	0	0	0	0	0	0
FRSV2	R W	0	0	0	0	0	0	0	0
FRSV3	R W	0	0	0	0	0	0	0	0
FRSV4	R W	0	0	0	0	0	0	0	0
FOPT	R W	NV7	NV6	NV5	NV4	NV3	NV2	NV1	NV0

## Figure 19-4. FTMRG32K128 Register Summary (continued)

MC9S12VR Family Reference Manual, Rev. 4.2

**HSDRV Electrical Specifications**