



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	14
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10266asp-x0

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1.	List of	Ordering	Part	Numbers
------------	---------	----------	------	---------

	Pin count	Package	Data flash	Fields of Application	Part Number		
<r></r>	20 pins	20-pin plastic LSSOP $(4.4 \times 6.5 \text{ mm}, 0.65 \text{ mm pitch})$	Mounted	A	R5F1026AASP#V5, R5F10269ASP#V5, R5F10268ASP#V5, R5F10267ASP#V5, R5F10266ASP#V5 R5F1026AASP#X5, R5F10269ASP#X5, R5F10268ASP#X5, R5F10267ASP#X5, R5F10266ASP#X5		
					D	R5F1026ADSP#V5, R5F10269DSP#V5, R5F10268DSP#V5, R5F10267DSP#V5, R5F10266DSP#V5 R5F1026ADSP#X5, R5F10269DSP#X5, R5F10268DSP#X5, R5F10267DSP#X5, R5F10266DSP#X5	
				G	R5F1026AGSP#V5, R5F10269GSP#V5, R5F10268GSP#V5, R5F10267GSP#V5, R5F10266GSP#V5 R5F1026AGSP#X5, R5F10269GSP#X5, R5F10268GSP#X5, R5F10267GSP#X5, R5F10266GSP#X5		
			Not mounted	A	R5F1036AASP#V5, R5F10369ASP#V5, R5F10368ASP#V5, R5F10367ASP#V5, R5F10366ASP#V5 R5F1036AASP#X5, R5F10369ASP#X5, R5F10368ASP#X5, R5F10367ASP#X5, R5F10366ASP#X5		
				D	R5F1036ADSP#V5, R5F10369DSP#V5, R5F10368DSP#V5, R5F10367DSP#V5, R5F10366DSP#V5 R5F1036ADSP#X5, R5F10369DSP#X5, R5F10368DSP#X5, R5F10367DSP#X5, R5F10366DSP#X5		
<r></r>	pins H	24-pin plastic HWQFN (4 × 4 mm, 0.5	Mounted	A	R5F1027AANA#U5, R5F10279ANA#U5, R5F10278ANA#U5, R5F10277ANA#U5 R5F1027AANA#W5, R5F10279ANA#W5, R5F10278ANA#W5, R5F10277ANA#W5		
		mm pitch)				D	R5F1027ADNA#U5, R5F10279DNA#U5, R5F10278DNA#U5, R5F10277DNA#U5 R5F1027ADNA#W5, R5F10279DNA#W5, R5F10278DNA#W5, R5F10277DNA#W5
				G	R5F1027AGNA#U5, R5F10279GNA#U5, R5F10278GNA#U5, R5F10277GNA#U5 R5F1027AGNA#W5, R5F10279GNA#W5, R5F10278GNA#W5, R5F10277GNA#W5		
			Not mounted	А	R5F1037AANA#V5, R5F10379ANA#V5, R5F10378ANA#V5, R5F10377ANA#V5		
					R5F1037AANA#X5, R5F10379ANA#X5, R5F10378ANA#X5, R5F10377ANA#X5		
				D	R5F1037ADNA#V5, R5F10379DNA#V5, R5F10378DNA#V5, R5F10377DNA#V5 R5F1037ADNA#X5, R5F10379DNA#X5, R5F10378DNA#X5, R5F10377DNA#X5		
	30 pins	30-pin plastic LSSOP	Mounted	A	R5F102AAASP#V0, R5F102A9ASP#V0, R5F102A8ASP#V0, R5F102A7ASP#V0 R5F102AAASP#X0, R5F102A9ASP#X0, R5F102A8ASP#X0, R5F102A7ASP#X0		
		(7.62 mm (300), 0.65 mm		D	R5F102AADSP#V0, R5F102A9DSP#V0, R5F102A8DSP#V0, R5F102A7DSP#V0 R5F102AADSP#X0, R5F102A9DSP#X0, R5F102A8DSP#X0, R5F102A7DSP#X0		
		pitch)		G	R5F102AAGSP#V0, R5F102A9GSP#V0, R5F102A8GSP#V0, R5F102AAGSP#V0 R5F102AAGSP#X0, R5F102A9GSP#X0, R5F102A8GSP#X0, R5F102A7GSP#X0		
			Not mounted	А	R5F103AAASP#V0, R5F103A9ASP#V0, R5F103A8ASP#V0, R5F103A7ASP#V0 R5F103AAASP#X0, R5F103A9ASP#X0, R5F103A8ASP#X0, R5F103A7ASP#X0		
				D	R5F103AADSP#V0, R5F103A9DSP#V0, R5F103A8DSP#V0, R5F103A7DSP#V0 R5F103AADSP#X0, R5F103A9DSP#X0, R5F103A8DSP#X0, R5F103A7DSP#X0		

Note For fields of application, see Figure 1-1 Part Number, Memory Size, and Package of RL78/G12.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



(1/2)

2.3.2 Supply current characteristics

(1) 20-, 24-pin products

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit					
Supply	IDD1	Operating	HS(High-speed	$f_{IH}=24~MHz^{\text{Note 3}}$	Basic	$V_{DD} = 5.0 V$		1.5		mA					
current ^{Note 1}		mode	main) mode ^{№te4}		operation	V _{DD} = 3.0 V		1.5							
	Normal Vor	$V_{DD} = 5.0 V$		3.3	5.0	mA									
					operation	$V_{DD} = 3.0 V$		3.3	5.0						
	f _H = 16 MHz ^{Note 3}	$V_{DD} = 5.0 V$		2.5	3.7	mA									
					$V_{DD} = 3.0 V$		2.5	3.7							
		$f_{\text{IH}} = 8 \; MHz^{\text{Note 3}}$		$V_{DD} = 3.0 V$		1.2	1.8	mA							
	main) mode ^{Note 4}			$V_{DD} = 2.0 V$		1.2	1.8								
	HS(High-speed f	$f_{MX} = 20 \text{ MHz}^{Note 2},$		Square wave input		2.8	4.4	mA							
		mai	,	VDD = 5.0 V		Resonator connection		3.0	4.6						
					$f_{MX} = 20 \text{ MHz}^{Note 2},$		Square wave input		2.8	4.4	mA				
				$V_{\text{DD}} = 3.0 \text{ V}$ $f_{\text{MX}} = 10 \text{ MHz}^{\text{Note 2}},$	$V_{DD} = 3.0 V$	Resonator connection		3.0	4.6						
					$f_{MX} = 10 \text{ MHz}^{Note 2}$,	$f_{MX} = 10 \text{ MHz}^{Note 2},$	$f_{MX} = 10 \text{ MHz}^{Note 2}$,	$f_{MX} = 10 \text{ MHz}^{Note 2},$	$f_{MX} = 10 \text{ MHz}^{Note 2}$,	$f_{MX} = 10 \text{ MHz}^{Note 2},$	f _{MX} = 10 MHz ^{Note 2} , Square	Square wave input		1.8	2.6
				$V_{DD} = 5.0 V$		Resonator connection		1.8	2.6						
				$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input		1.8	2.6	mA					
				$V_{DD} = 3.0 V$		Resonator connection		1.8	2.6						
			LS(Low-speed	$f_{MX} = 8 MHz^{Note2}$,		Square wave input		1.1	1.7	mA					
			main) mode ^{Note 4}	$V_{\text{DD}} = 3.0 \text{ V}$		Resonator connection		1.1	1.7						
				$f_{MX} = 8 MHz^{Note 2},$		Square wave input		1.1	1.7	mA					
				VDD = 2.0 V		Resonator connection		1.1	1.7						

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. When high-speed on-chip oscillator clock is stopped.
- **3.** When high-speed system clock is stopped
- **4.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: $V_{DD} = 2.7 \text{ V}$ to 5.5 V @1 MHz to 24 MHz $V_{DD} = 2.4 \text{ V}$ to 5.5 V @1 MHz to 16 MHz

- LS(Low speed main) mode: $V_{DD} = 1.8 V$ to 5.5 V @1 MHz to 8 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fil: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$.



(2) 30-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD2 Note 2	HALT	HS (High-speed	$f_{IH} = 24 \text{ MHz}^{Note 4}$	V _{DD} = 5.0 V		440	1280	μA
current Note 1		mode	main) mode ^{Note6}		V _{DD} = 3.0 V		440	1280	
				$f_{IH} = 16 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		400	1000	μA
					$V_{DD} = 3.0 V$		400	1000	
			LS (Low-speed	$f_{\text{IH}} = 8 \text{ MHz}^{\text{Note 4}}$	$V_{DD} = 3.0 V$		260	530	μA
			main) mode ^{№066}		$V_{DD} = 2.0 V$		260	530	
			HS (High-speed	$f_{MX} = 20 \text{ MHz}^{Note 3}$,	Square wave input		280	1000	μA
			main) mode ^{Note6}	$V_{DD} = 5.0 V$	Resonator connection		450	1170	
			$\label{eq:main_state} \begin{split} f_{\text{MX}} &= 20 \ \text{MHz}^{\text{Note 3}}, \\ V_{\text{DD}} &= 3.0 \ \text{V} \end{split}$	Square wave input		280	1000	μA	
				Resonator connection		450	1170		
			f _{MX} = 10 MHz ^{Note 3} , Squa	Square wave input		190	600	μA	
				V _{DD} = 5.0 V Resonator conne	Resonator connection		260	670	
		f⊾		$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		190	600	μA
				$V_{DD} = 3.0 V$	Resonator connection		260	670	
		LS (Low-speed	$f_{MX} = 8 MHz^{Note 3}$,	Square wave input		95	330	μA	
			main) mode ^{Note 6}	$V_{DD} = 3.0 V$	Resonator connection		145	380	
				$f_{MX} = 8 MHz^{Note 3}$	Square wave input		95	330	μA
				$V_{DD} = 2.0 V$	Resonator connection		145	380	
		STOP	$T_{\text{A}} = -40^{\circ}C$				0.18	0.50	μA
		mode	$T_A = +25^{\circ}C$	T _A = +25°C				0.50	
			$T_A = +50^{\circ}C$				0.30	1.10	
			$T_A = +70^{\circ}C$				0.46	1.90	
			T _A = +85°C				0.75	3.30	

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator clock is stopped.
- 4. When high-speed system clock is stopped.
- 5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS (High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz

VDD = 2.4 V to 5.5 V @1 MHz to 16 MHz

LS (Low speed main) mode: VDD = 1.8 V to 5.5 V @1 MHz to 8 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - 3. Except STOP mode, temperature condition of the TYP. value is TA = 25°C.



(3) Peripheral functions (Common to all products)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed onchip oscillator operating current	FiL Note 1				0.20		μA
12-bit interval timer operating current	ITMKA Notes 1, 2, 3				0.02		μA
Watchdog timer operating current	WDT Notes 1, 2, 4	fı∟ = 15 kHz			0.22		μA
A/D converter	ADC Notes 1, 5	When conversion at	Normal mode, $AV_{REFP} = V_{DD} = 5.0 V$		1.30	1.70	mA
operating current		maximum speed	Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		0.50	0.70	mA
A/D converter reference voltage operating current	ADREF Note 1				75.0		μA
Temperature sensor operating current	TMPS ^{Note 1}				75.0		μA
LVD operating current	LVD Notes 1, 6				0.08		μA
Self- programming operating current	FSP Notes 1, 8				2.00	12.20	mA
BGO operating current	BGO Notes 1, 7				2.00	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 9		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		1.20	1.44	mA
		CSI/UART operation			0.70	0.84	mA

Notes 1. Current flowing to the VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3, and IFIL and ITMKA when the 12-bit interval timer operates.
- 4. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
- 5. Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 6. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit operates.
- 7. Current flowing only during data flash rewrite.
- 8. Current flowing only during self programming.
- 9. For shift time to the SNOOZE mode, see 17.3.3 SNOOZE mode.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

2. Temperature condition of the TYP. value is $T_A = 25^{\circ}C$




Parameter	Symbol	Conditions		HS (high- main) M		LS (low-spe Mod	-	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	tксү1 ≥ 4/fc∟к	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	167		500		ns
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	250		500		ns
			$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-		500		ns
SCKp high-/low-level width	tкнı,	$4.0~V \leq V_{\text{DD}} \leq$	5.5 V	tксү1/2–12		tксү1/2-50		ns
	tĸ∟1	$2.7~V \leq V_{\text{DD}} \leq$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			tксү1/2-50		ns
		$2.4~V \leq V_{\text{DD}} \leq$	5.5 V	tксү1/2–38		tксү1/2–50		ns
		$1.8~V \leq V_{\text{DD}} \leq$	5.5 V	-		tксү1/2-50		ns
SIp setup time (to SCKp↑)	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		44		110		ns
Note 1		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		44		110		ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		75		110		ns
		$1.8~V \leq V_{\text{DD}} \leq$	5.5 V	-		110		ns
SIp hold time (from SCKp↑) ^{№te 2}	tksi1			19		19		ns
Delay time from SCKp↓ to SOp output ^{№te 3}	tkso1	C = 30 pF ^{Note4}			25		25	ns

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (T_A = -40 to +85°C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- **Caution** Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).
- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products)
 - 2. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.))





CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

Remark p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)



(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I ² C mode))
$(T_{1} = 40 \text{ to } 185 \text{ C} 18 \text{ V} < \text{V}_{22} < \text{EEV} \text{ V}_{22} = 0 \text{ V})$	

Parameter	Symbol	Conditions		h-speed Mode	LS (low-speed main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fsc∟	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{b} \leq 4.0 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 2.8 \ k\Omega \end{array}$		400 ^{Note1}		300 ^{Note1}	kHz
		$\label{eq:VD} \begin{split} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 2.7 \ k\Omega \end{split}$		400 ^{Note1}		300 ^{Note1}	kHz
		$\label{eq:VDD} \begin{split} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \\ V_{b} = 100 \ \text{pF}, \ R_{b} = 5.5 \ \text{k}\Omega \end{split}$		300 ^{Note1}		300 ^{Note1}	kHz
Hold time when SCLr = "L"	t∟ow	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.8 \; k\Omega \end{array}$	1150		1550		ns
		$\label{eq:VD} \begin{split} 2.7 \ V &\leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ C_{b} &= 100 \ pF, \ R_{b} = 2.7 \ k\Omega \end{split}$	1150		1550		ns
		$\begin{split} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \label{eq:DD} \\ C_{b} = 100 \ pF, \ R_{b} = 5.5 \ k\Omega \end{split}$	1550		1550		ns
Hold time when SCLr = "H"	tніgн	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.8 \; k\Omega \end{array}$	675		610		ns
		$\label{eq:VD} \begin{split} 2.7 \ V &\leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} &= 100 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{split}$	600		610		ns
		$\begin{split} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \label{eq:DD} \\ C_{b} = 100 \ pF, \ R_{b} = 5.5 \ k\Omega \end{split}$	610		610		ns
Data setup time (reception)	tsu:dat	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{b} \leq 4.0 \ V, \\ C_{b} = 100 \ p\text{F}, \ R_{b} = 2.8 \ k\Omega \end{array}$	1/fмск + 190 _{Note3}		1/fмск + 190 _{Note3}		ns
		$\label{eq:VD} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 190 _{Note3}		1/fмск + 190 _{Note3}		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \\ \\ C_{b} = 100 \ pF, \ R_{b} = 5.5 \ k\Omega \end{array}$	1/fмск + 190 _{Note3}		1/fмск + 190 _{Note3}		ns
Data hold time (transmission)	thd:dat		0	355	0	355	ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$	0	355	0	355	ns
		$\label{eq:VDD} \begin{split} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \\ C_{b} = 100 \ p\text{F}, \ R_{b} = 5.5 \ k\Omega \end{split}$	0	405	0	405	ns

Notes 1. The value must also be equal to or less than $f_{MCK}/4$.

- $\textbf{2.} \quad Use \text{ it with } V_{\text{DD}} \geq V_{\text{b}}.$
- 3. Set $t_{SU:DAT}$ so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".
- **Cautions 1.** Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance) mode for the SCLr pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
 - 2. IIC01 and IIC11 cannot communicate at different potential.

(Remarks are listed on the next page.)



2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Input channel	Reference Voltage							
	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = Vss	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM					
ANI0 to ANI3	Refer to 28.6.1 (1).	Refer to 28.6.1 (3) .	Refer to 28.6.1 (4).					
ANI16 to ANI22	Refer to 28.6.1 (2) .							
Internal reference voltage	Refer to 28.6.1 (1).		-					
Temperature sensor output voltage								

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2, ANI3, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{VDD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{AV}_{\text{REFP}}, \text{ Reference voltage (-)} = \text{AV}_{\text{REFM}} = 0 \text{ V})$

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution		1.2	±3.5	LSB	
		$AV_{REFP} = V_{DD}{}^{Note 3}$			1.2	$\pm 7.0^{\text{Note 4}}$	LSB
Conversion time	t CONV	Torget pin: ANIO ANIO	$3.6~V \leq V\text{DD} \leq 5.5~V$	2.125		39	μS
			$2.7~V \leq V \text{dd} \leq 5.5~V$	3.1875		39	μS
			$1.8~V \leq V \text{DD} \leq 5.5~V$	17		39	μS
				57		95	μS
		10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal	$2.7~V \leq V\text{DD} \leq 5.5~V$	3.5625		39	μS
		reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution AVREFP = VDD Note 3				±0.25 ±0.50 ^{Note 4}	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution					%FSR
Full-scale error	EFS	$AV_{REFP} = V_{DD}^{Note 3}$				±0.25 ±0.50 ^{Note 4}	%FSR %FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution				±0.50 ±2.5	LSB
		$AV_{REFP} = V_{DD}^{Note 3}$				$\pm 5.0^{\text{Note 4}}$	LSB
Differential linearity error	DLE	10-bit resolution				±1.5	LSB
Note 1		$AV_{REFP} = V_{DD}^{Note 3}$				$\pm 2.0^{\text{Note 4}}$	LSB
Analog input voltage	VAIN	ANI2, ANI3		0		AVREFP	V
		Internal reference voltage (2.4 V \leq VDD \leq 5.5 V, HS	e (high-speed main) mode)		VBGR ^{Note 5}		V
		Temperature sensor outp (2.4 V \leq VDD \leq 5.5 V, HS	VTMPS25 Note 5			V	

(Notes are listed on the next page.)



(2) 30-pin products

<u>(Ta = -40 to</u>	+105°C,	2.4 V ≤ V	DD \leq 5.5 V, Vss =	= 0 V)		_	-		(2/2)
Parameter	Symbol			Conditions				MAX.	Unit
Supply	DD2 Note 2	HALT	HS (High-speed	$f_{IH} = 24 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		440	2300	μA
current Note 1	current ^{Note 1} mode main) mode ^{Note 6}		$V_{DD} = 3.0 V$		440	2300			
				$f_{IH} = 16 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		400	1700	μA
				$V_{DD} = 3.0 V$		400	1700		
				$f_{MX} = 20 \text{ MHz}^{Note 3}$,	Square wave input		280	1900	μA
				$V_{DD} = 5.0 V$	Resonator connection		450	2000	
				$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		280	1900	μA
				$V_{DD} = 3.0 V$	Resonator connection		450	2000	
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		190	1020	μA
				$V_{DD} = 5.0 V$	Resonator connection		260	1100	
				$f_{MX} = 10 \text{ MHz}^{Note 3}$,	Square wave input		190	1020	μA
				$V_{DD} = 3.0 V$	Resonator connection		260	1100	
	DD3 Note 5	STOP	$T_A = -40^{\circ}C$				0.18	0.50	μA
		mode	T _A = +25°C				0.23	0.50	
			T _A = +50°C	$T_A = +70^{\circ}C$			0.30	1.10	
			T _A = +70°C				0.46	1.90	
			T _A = +85°C				0.75	3.30	
			T _A = +105°C				2.94	15.30	

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.


- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator clock is stopped.
- 4. When high-speed system clock is stopped.
- Not including the current flowing into the 12-bit interval timer and watchdog timer. 5.
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS (High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz VDD = 2.4 V to 5.5 V @1 MHz to 16 MHz


- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - 3. Except STOP mode, temperature condition of the TYP. value is TA = 25°C.




Minimum Instruction Execution Time during Main System Clock Operation



AC Timing Test Point



External Main System Clock Timing






Parameter	Symbol	Conditions		HS (high-spee	d main) Mode	Unit
					MAX.	
SCKp cycle time	tKCY1	$t_{\text{KCY1}} \geq 4/f_{\text{CLK}}$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	334		ns
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	500		ns
SCKp high-/low-level width	tкнı,	$4.0~V \le V_{\text{DD}} \le 5.5~V$		tксү1/2–24		ns
	tĸ∟ı	$2.7~V \leq V_{\text{DD}} \leq 5$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		tксү1/2–76		ns
SIp setup time (to SCKp \uparrow) ^{Note 1}	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5$.5 V	66		ns
		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		66		ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		113		ns
SIp hold time (from SCKp \uparrow) Note 2	tksi1					ns
Delay time from SCKp↓ to SOp output ^{Note 3}	tkso1	C = 30 pF ^{Note4}			50	ns


(2) During communication at same potential (CSI mode) (master mode, SCKp internal clock output)
$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$


- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- **Caution** Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).
- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)
 - 2. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3))





CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- Remarks 1. p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)
 2. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3))



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)


Parameter	Symbol	Conditions	HS (high-spee	HS (high-speed main) Mode		
			MIN.	MAX.		
SIp setup time (to SCKp [↑])	tsik1	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 1.4 \ k\Omega \end{array}$	162		ns	
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$	354		ns	
		$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 5.5 \ k\Omega \end{array}$	958		ns	
Slp hold time tκsi (from SCKp↑) ^{Note}	tksi1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	38		ns	
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$	38		ns	
		$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	38		ns	
Delay time from SCKp↓ to SOp output ^{Note}	tkso1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$		200	ns	
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$		390	ns	
		$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 5.5 \ k\Omega \end{array}$		966	ns	

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = 0 \text{ V})$

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

(Cautions and Remarks are listed on the next page.)





CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

Remark p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)



3.5.2 Serial interface IICA

Parameter	Symbol	Conditions	HS (high-speed main) mode			Unit	
			Standa	rd Mode	Fast		
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode: fc⊥k≥ 3.5 MHz			0	400	kHz
		Normal mode: fcLK≥ 1 MHz	0	100			kHz
Setup time of restart condition	tsu:sta		4.7		0.6		μs
Hold time ^{Note 1}	thd:sta		4.0		0.6		μs
Hold time when SCLA0 = "L"	t∟ow		4.7		1.3		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μs
Data setup time (reception)	tsu:dat		250		100		ns
Data hold time (transmission)Note 2	thd:dat		0	3.45	0	0.9	μs
Setup time of stop condition	tsu:sto		4.0		0.6		μs
Bus-free time	t BUF		4.7		1.3		μS


$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- **Caution** Only in the 30-pin products, the values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

 $\label{eq:cb} \begin{array}{ll} \mbox{Normal mode:} & C_b = 400 \mbox{ pF}, \mbox{ Rb} = 2.7 \mbox{ } k\Omega \\ \mbox{Fast mode:} & C_b = 320 \mbox{ pF}, \mbox{ Rb} = 1.1 \mbox{ } k\Omega \end{array}$



IICA serial transfer timing



<R>

(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{ss} (ADREFM = 0), target pin: ANI0 to ANI3, ANI16 to ANI22, internal reference voltage, and temperature sensor output voltage

Parameter	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution			1.2	±7.0	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.125		39	μs
		Target pin: ANI0 to ANI3,	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μs
		10-bit resolution Target pin: ANI0 to ANI3, ANI16 to ANI22 $3.6 V \le V \text{Dr}$ $2.7 V \le V \text{Dr}$ $2.4 V \le V \text{Dr}$ 10-bit resolution Target pin: internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) $3.6 V \le V \text{Dr}$ $2.7 V \le V \text{Dr}$ $2.4 V \le V \text{Dr}$ 10-bit resolution 10-bit resolution 10-bit resolution 10-bit resolution $2.7 V \le V \text{Dr}$ $2.4 V \le V \text{Dr}$ 10-bit resolution 10-bit resolutin 10-b	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Conversion time	tconv	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.375		39	μs
		0 1	$2.7 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	3.5625		39	μs
		voltage, and temperature	$2.4~V \le V_{DD} \le 5.5~V$	17		39	μS
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution				±0.60	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution				±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution				±4.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution				±2.0	LSB
Analog input voltage	VAIN	ANI0 to ANI3, ANI16 to ANI2	2	0		VDD	V
		Internal reference voltage (HS (high-speed main) mode)	C C		VBGR Note 3		V
		Temperature sensor output v (HS (high-speed main) mode)	0		VTMPS25 Note 3		V

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V})$	$V_{cc} = 0 V Beference voltage (+) = V_{DD}$	Reference voltage (_) – Vee)
$(1A = -40 \ 10 \ +105 \ 0; \ 2.4 \ V \ -5 \ V \ -5 \ 0; \ 5.5 \ V$	$v_{33} = 0 v$, hereference voltage (+) = v_{DD}	, melerence vonage (-) - vssj

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to 29.6.2 Temperature sensor/internal reference voltage characteristics.



Rising reset release voltage

Falling interrupt voltage

MAX.

2.86

3.03

2.97

3.14

3.07

4.22

4.13

3.90

3.83

4.06

3.98

Unit

v

V

V

v

V

V

٧

LVD detection voltage of interrupt & reset mode

(T _A = −40 to +10	5°C, Vpd	$r \leq V dc$	o ≤ 5.5 V, Vss = 0 V)				
Parameter	Symbol		Cone	MIN.	TYP.		
Interrupt and reset	VLVDD0	VPOC2,	VPOC1, VPOC1 = 0, 1, 1, fal	2.64	2.75		
mode	VLVDD1		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.81	2.92	
				Falling interrupt voltage	2.75	2.86	
	VLVDD2		LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.90	3.02	
				Falling interrupt voltage	2.85	2.96	

LVIS1, LVIS0 = 0, 0

3.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

VLVDD3

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 29.4 AC Characteristics.



3.9 Dedicated Flash Memory Programmer Communication (UART)


Parameter Symbol		Conditions	MIN.	TYP.	MAX.	Unit				
Transfer rate		During serial programming	115,200		1,000,000	bps				

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

3.10 Timing of Entry to Flash Memory Programming Modes

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset are released before external release			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset are released before external release	10			μS
Time to hold the TOOL0 pin at the low level after the external reset is released	tно	POR and LVD reset are released before external release	1			ms
(excluding the processing time of the firmware to control the flash memory)						



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
 - $t_{\text{su:}}$ Time to release the external reset after the TOOL0 pin is set to the low level
 - the: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)




4. PACKAGE DRAWINGS

4.1 20-pin products


R5F1026AASP, R5F10269ASP, R5F10268ASP, R5F10267ASP, R5F10266ASP R5F1036AASP, R5F10369ASP, R5F10368ASP, R5F10367ASP, R5F10366ASP R5F1026ADSP, R5F10269DSP, R5F10268DSP, R5F10267DSP, R5F10266DSP R5F1036ADSP, R5F10369DSP, R5F10368DSP, R5F10367DSP, R5F10366DSP R5F1026AGSP, R5F10269GSP, R5F10268GSP, R5F10267GSP, R5F10266GSP

<R>

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP20-4.4x6.5-0.65	PLSP0020JB-A	P20MA-65-NAA-1	0.1



 detail of lead end





	(UNIT:mm)
ITEM	DIMENSIONS
D	6.50±0.10
E	4.40±0.10
HE	6.40±0.20
А	1.45 MAX.
A1	0.10±0.10
A2	1.15
е	0.65±0.12
bp	0.22 + 0.10 - 0.05
С	0.15 + 0.05 - 0.02
L	0.50±0.20
У	0.10
θ	0° to 10°

©2012 Renesas Electronics Corporation. All rights reserved.

1.Dimensions "%1" and "%2" do not include mold flash.

2.Dimension "X3" does not include trim offset.




<R>

4.3 30-pin products

R5F102AAASP, R5F102A9ASP, R5F102A8ASP, R5F102A7ASP R5F103AAASP, R5F103A9ASP, R5F103A8ASP, R5F103A7ASP R5F102AADSP, R5F102A9DSP, R5F102A8DSP, R5F102A7DSP R5F103AADSP, R5F103A9DSP, R5F103A8DSP, R5F103A7DSP R5F102AAGSP, R5F102A9GSP, R5F102A8GSP, R5F102A7GSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP30-0300-0.65	PLSP0030JB-B	S30MC-65-5A4-3	0.18



NOTE

DI⊕

MM

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	
А	9.85±0.15	
В	0.45 MAX.	
С	0.65 (T.P.)	
D	$0.24^{+0.08}_{-0.07}$	
E	0.1±0.05	
F	1.3±0.1	
G	1.2	
Н	8.1±0.2	
I	6.1±0.2	
J	1.0±0.2	
К	0.17±0.03	
L	0.5	
М	0.13	
Ν	0.10	
Р	3° ^{+5°} -3°	
Т	0.25	
U	0.6±0.15	

J

©2012 Renesas Electronics Corporation. All rights reserved.



Κ