

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	14
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10267gsp-v5

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(2) 30-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD2 Note 2	HALT	HS (High-speed	$f_{IH} = 24 \text{ MHz}^{Note 4}$	V _{DD} = 5.0 V		440	1280	μA
current Note 1		mode	main) mode ^{Note6}		V _{DD} = 3.0 V		440	1280	
				$f_{IH} = 16 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		400	1000	μA
					$V_{DD} = 3.0 V$		400	1000	
			LS (Low-speed	$f_{\text{IH}} = 8 \text{ MHz}^{\text{Note 4}}$	$V_{DD} = 3.0 V$		260	530	μA
			main) mode ^{№066}		$V_{DD} = 2.0 V$		260	530	
			HS (High-speed	$f_{MX} = 20 \text{ MHz}^{Note 3}$,	Square wave input		280	1000	μA
			main) mode ^{Note6}	$V_{DD} = 5.0 V$	Resonator connection		450	1170	
				$f_{MX} = 20 \text{ MHz}^{Note 3}$,	Square wave input		280	1000	μA
				$V_{DD} = 3.0 V$	Resonator connection		450	1170	
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		190	600	μA
				$V_{DD} = 5.0 V$	Resonator connection		260	670	
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		190	600	μA
				$V_{DD} = 3.0 V$	Resonator connection		260	670	
			LS (Low-speed	$f_{MX} = 8 MHz^{Note 3}$,	Square wave input		95	330	μA
			main) mode ^{Note 6}	$V_{DD} = 3.0 V$	Resonator connection		145	380	
				$f_{MX} = 8 MHz^{Note 3}$	Square wave input		95	330	μA
				$V_{DD} = 2.0 V$	Resonator connection		145	380	
		STOP	$T_{\text{A}} = -40^{\circ}C$				0.18	0.50	μA
		mode	$T_A = +25^{\circ}C$				0.23	0.50	
			$T_A = +50^{\circ}C$				0.30	1.10	
			$T_A = +70^{\circ}C$				0.46	1.90	
			T _A = +85°C				0.75	3.30	

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator clock is stopped.
- 4. When high-speed system clock is stopped.
- 5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS (High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz

VDD = 2.4 V to 5.5 V @1 MHz to 16 MHz

LS (Low speed main) mode: VDD = 1.8 V to 5.5 V @1 MHz to 8 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - 3. Except STOP mode, temperature condition of the TYP. value is TA = 25°C.



2.4 AC Characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Items	Symbol		Condition	IS	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main system	HS (High-	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.04167		1	μS
instruction execution time)		clock (fMAIN) operation	speed main) mode	$2.4~V \leq V_{\text{DD}} < 2.7~V$	0.0625		1	μS
			LS (Low- speed main) mode	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	0.125		1	μS
		During self	HS (High-	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.04167		1	μS
		programming	speed main) mode	$2.4~V \leq V_{\text{DD}} < 2.7~V$	0.0625		1	μS
			LS (Low- speed main) mode	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	0.125		1	μS
External main system clock	fex	$2.7~V \leq V_{\text{DD}} \leq 5$.5 V		1.0		20.0	MHz
frequency		$2.4~V \leq V_{\text{DD}} < 2$.7 V		1.0		16.0	MHz
		$1.8~V \leq V_{\text{DD}} < 2$.4 V		1.0		8.0	MHz
External main system clock	texh, texl	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			24			ns
input high-level width, low- level width		$2.4~V \leq V_{\text{DD}} < 2$	30			ns		
		$1.8~V \leq V_{\text{DD}} < 2$.4 V		60			ns
TI00 to TI07 input high-level width, low-level width	t⊓∺, t⊓∟				1/fмск + 10			ns
TO00 to TO07 output	fто	$4.0~V \leq V_{\text{DD}} \leq 5$.5 V				12	MHz
frequency		$2.7~V \leq V_{\text{DD}} < 4$.0 V				8	MHz
		$1.8~V \leq V_{\text{DD}} < 2$.7 V				4	MHz
PCLBUZ0, or PCLBUZ1	f PCL	$4.0~V \leq V_{\text{DD}} \leq 5$.5 V				16	MHz
output frequency		$2.7~V \leq V_{\text{DD}} < 4$.0 V				8	MHz
		$1.8~V \leq V_{\text{DD}} < 2$.7 V				4	MHz
INTP0 to INTP5 input high- level width, low-level width	tın⊤н, tın⊤∟				1			μS
KR0 to KR9 input available width	tкя				250			ns
RESET low-level width	tRSL				10			μs

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))



(2) During communication at same potential (CSI mode) (master mode, SCK00... internal clock output, corresponding CSI00 only)

Parameter	Symbol	Conditions	HS (high-spe Mod	,	LS (low-spe Mod	,	Unit
			MIN.	MAX.	MIN.	MAX.	
SCK00 cycle time	tксү1	tκcγ1 ≥ 2/fc∟κ	83.3		250		ns
SCK00 high-/low-	tкнı,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	tксү1/ 2 –7		tксү1/2–50		ns
level width	tĸ∟1	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	tксү1/2–10		tксү1/2–50		ns
SI00 setup time	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	23		110		ns
(to SCK00↑) ^{Note 1}		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	33		110		ns
SI00 hold time (from SCK00↑) ^{Note2}	tksi1		10		10		ns
Delay time from SCK00↓ to SO00 output ^{Note 3}	tkso1	C = 20 pF ^{Note 4}		10		10	ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

- **Notes 1.** When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The SI00 setup time becomes "to $SCK00\downarrow$ " when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
 - 2. When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The SI00 hold time becomes "from SCK00↓" when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
 - **3.** When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The delay time to SO00 output becomes "from SCK00∱" when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
 - 4. C is the load capacitance of the SCK00 and SO00 output lines.
- **Caution** Select the normal input buffer for the SI00 pin and the normal output mode for the SO00 and SCK00 pins by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).
- Remarks 1. This specification is valid only when CSI00's peripheral I/O redirect function is not used.
 - 2. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS00 bit of serial mode register 00 (SMR00).)



Parameter	Symbol	С	conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		
				MIN.	MAX.	MIN.	MAX.		
SCKp cycle time	tkCY1	tксү1 ≥ 4/fc∟к	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	167		500		ns	
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	250		500		ns	
			$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-		500		ns	
SCKp high-/low-level width	tкнı,	$4.0~V \leq V_{\text{DD}} \leq$	5.5 V	tксү1/2–12		tксү1/2-50		ns	
	tĸ∟1	$2.7~V \leq V_{\text{DD}} \leq$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			tксү1/2-50		ns	
		$2.4~V \leq V_{\text{DD}} \leq$	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			tксү1/2–50		ns	
		$1.8~V \leq V_{\text{DD}} \leq$	5.5 V	-		tксү1/2-50		ns	
SIp setup time (to SCKp↑)	tsik1	$4.0~V \leq V_{\text{DD}} \leq$	5.5 V	44		110		ns	
Note 1		$2.7~V \leq V_{\text{DD}} \leq$	5.5 V	44		110		ns	
		$2.4~V \leq V_{\text{DD}} \leq$	5.5 V	75		110		ns	
		$1.8~V \leq V_{\text{DD}} \leq$	5.5 V	-		110		ns	
SIp hold time (from SCKp↑) ^{№te 2}	tksi1			19		19		ns	
Delay time from SCKp↓ to SOp output ^{№te 3}	tkso1	C = 30 pF ^{Note4}			25		25	ns	

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (T_A = -40 to +85°C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- **Caution** Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).
- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products)
 - 2. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.))



Parameter	Symbol	Conc	litions	HS (high main)		LS (low-sp Mo	eed main) de	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note4	t ксү2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	20 MHz < fмск	8/f мск		-		ns
			fмск ≤ 20 MHz	6/fмск		6/fмск		ns
		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	16 MHz < fмск	8/fмск		-		ns
			fмск ≤ 16 MHz	6/fмск		6/fмск		ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		6/fмск		6/fмск		ns
				and 500		and 500		
	$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.8$			-		6/fмск		ns
						and 750		
SCKp high-/low-level	tкн2,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		tксү2/2-7		tксү2/2-7		ns
width	tĸ∟2	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		tксү2/2-8		tксү2/2-8		ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		tксү2/2–18		tксү2/2-18		ns
		$1.8~V \leq V_{\text{DD}} \leq 5.5~V$		-		tксү2/2-18		ns
SIp setup time (to SCKp↑) ^{Note 1}	tsık2	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		1/fмск + 20		1/fмск + 30		ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		1/fмск + 30		1/fмск + 30		ns
		$1.8~V \le V_{\text{DD}} \le 5.5~V$		-		1/fмск + 30		ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi2			1/f _{мск} + 31		1/fмск + 31		ns
Delay time from SCKp↓ to	tkso2	C = 30 pF ^{Note4}	$2.7~V \le V_{\text{DD}} \le 5.5~V$		2/fмск + 44		2/fмск + 110	ns
SOp output Note 3			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		2/fмск + 75		2/fмск + 110	ns
			$1.8~V \leq V_{\text{DD}} \leq 5.5~V$		-		2/fмск + 110	ns

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (T_A = -40 to +85°C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- **Caution** Select the normal input buffer for the SIp and SCKp pins and the normal output mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).



Parameter	Symbol		Condition	ns	```	igh-speed n) Mode		w-speed) Mode	Unit
					MIN.	MAX.	MIN.	MAX.	
Transfer rate ^{№0te4}		Reception	$4.0 V \le V_{DD} \le 5.5 V$, $2.7 V \le V_b \le 4.0 V$			fмск/6 Note1		fмск/6 Note1	bps
			Theor	retical value of the maximum ier rate f _{CLK}		4.0		1.3	Mbps
			$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V \end{array}$			fмск/6 Note1		fмск/6 Note1	bps
			transf	retical value of the maximum er rate f _{CLK} ^{Note3}		4.0		1.3	Mbps
			$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V \end{array}$			fмск/6 Notes1, 2		fмск/6 Notes1, 2	bps
			transf	retical value of the maximum er rate f _{CLK} ^{Note3}		4.0		1.3	Mbps
		Transmission	$4.0 V \le V_{DD} \le 5.5 V$, $2.7 V \le V_b \le 4.0 V$			Note4		Note4	bps
			Theor transf	retical value of the maximum er rate 50 pF, $R_b = 1.4 \text{ k}\Omega$, $V_b = 2.7 \text{ V}$		2.8 Note5		2.8 Note5	Mbps
			$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$			Note6		Note6	bps
			Theor transf	retical value of the maximum er rate $50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega, \text{ V}_{\text{b}} = 2.3 \text{ V}$		1.2 Note7		1.2 Note7	Mbps
			$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V \end{array}$			Notes 2, 8		Notes 2, 8	bps
			transf	retical value of the maximum er rate 50 pF, $R_b = 5.5 \text{ k}\Omega$, $V_b = 1.6 \text{ V}$		0.43 Note9		0.43 Note9	Mbps

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) ($T_A = -40$ to $+85^{\circ}$ C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- $\textbf{2.} \quad \textbf{Use it with } V_{\text{DD}} \geq V_{\text{b}}.$
- 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are: HS (high-speed main) mode: 24 MHz (2.7 V \leq V_{DD} \leq 5.5 V)

16 MHz (2.4 V
$$\leq$$
 V_{DD} \leq 5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V \leq V_DD \leq 5.5 V)

4. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq V_DD \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =

$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =

 $\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}$ $(\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits} \times 100 [\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

Parameter	Symbol		Conditions	HS (high-spe Mode	,	LS (low-spee Mode	,	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkCY1	$t_{KCY1} \geq 4/f_{CLK}$	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	300		1150		ns
			$2.7~V \leq V_b \leq 4.0~V,$					
			$C_{b}=30 \text{ pF}, \text{R}_{b}=1.4 \text{k}\Omega$					
			$2.7~V \leq V_{\text{DD}} < 4.0~V,$	500		1150		ns
			$2.3~V \leq V_b \leq 2.7~V,$					
			$C_{b}=30 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$					
			$1.8~V \leq V_{\text{DD}} < 3.3~V,$	1150		1150		ns
			1.6 V \leq V_b \leq 2.0 V $^{\text{Note}}$,					
			C_b = 30 pF, R_b = 5.5 k Ω					
SCKp high-level width	tкнı	$4.0~V \leq V_{\text{DD}} \leq$	5.5 V, 2.7 V \leq V_b \leq 4.0 V,	tксү1/2 –75		tксү1/2-75		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$						
		$2.7 \text{ V} \leq V_{\text{DD}} <$	$4.0~V,~2.3~V \le V_{b} \le 2.7~V,$	tkcy1/2-170		tксү1/2–170		ns
		$C_b = 30 \text{ pF}, \text{ R}$	b = 2.7 kΩ					
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} <$	3.3 V, 1.6 V \leq V_b \leq 2.0 V $^{\text{Note}}$,	tксү1/2 –458		tксү1/2-458		ns
		$C_b = 30 \text{ pF}, \text{ R}$	$h_{b} = 5.5 \text{ k}\Omega$					
SCKp low-level width	tĸ∟1	$4.0~V \leq V_{\text{DD}} \leq$	5.5 V, 2.7 V \leq V_b \leq 4.0 V,	tксү1/2 −12		tксү1/2–50		ns
		$C_b = 30 \text{ pF}, \text{ R}$	b = 1.4 kΩ					
	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4$		$4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$	tксү1/2-18		tксү1/2–50		ns
		$C_b = 30 \text{ pF}, \text{ R}$	$h_b = 2.7 \text{ k}\Omega$					
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} <$	3.3 V, 1.6 V \leq V_b \leq 2.0 V $^{\text{Note}},$	tксү1/2 –50		tксү1/2–50		ns
		$C_{b} = 30 \text{ pF}, \text{ R}$	$h_{\rm b} = 5.5 \ {\rm k}\Omega$					

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

 $\label{eq:Note} \textbf{Note} \quad \textbf{Use it with } V_{\text{DD}} \geq V_{\text{b}}.$

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R_b [Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b [F]: Communication line (SCKp, SOp) load capacitance, V_b [V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20)



2.6.2 Temperature sensor/internal reference voltage characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.50	V
Temperature coefficient	Fvtmps	Temperature sensor output voltage that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs


(T_A = -40 to +85°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, HS (high-speed main) mode

2.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.47	1.51	1.55	V
	VPDR	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width Note	TPW		300			μS

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





2.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode (TA = -40 to $+85^{\circ}$ C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	VLVDO	Power supply rise time	3.98	4.06	4.14	V
		Power supply fall time	3.90	3.98	4.06	V
	VLVD1	Power supply rise time	3.68	3.75	3.82	V
		Power supply fall time	3.60	3.67	3.74	V
	VLVD2	Power supply rise time	3.07	3.13	3.19	V
		Power supply fall time	3.00	3.06	3.12	V
	VLVD3	Power supply rise time	2.96	3.02	3.08	V
		Power supply fall time	2.90	2.96	3.02	V
	VLVD4	Power supply rise time	2.86	2.92	2.97	V
		Power supply fall time	2.80	2.86	2.91	V
	VLVD5	Power supply rise time	2.76	2.81	2.87	V
		Power supply fall time	2.70	2.75	2.81	V
	VLVD6	Power supply rise time	2.66	2.71	2.76	V
		Power supply fall time	2.60	2.65	2.70	V
	VLVD7	Power supply rise time	2.56	2.61	2.66	V
		Power supply fall time	2.50	2.55	2.60	V
	VLVD8	Power supply rise time	2.45	2.50	2.55	V
		Power supply fall time	2.40	2.45	2.50	V
	VLVD9	Power supply rise time	2.05	2.09	2.13	V
		Power supply fall time	2.00	2.04	2.08	V
	VLVD10	Power supply rise time	1.94	1.98	2.02	V
		Power supply fall time	1.90	1.94	1.98	V
	VLVD11	Power supply rise time	1.84	1.88	1.91	V
		Power supply fall time	1.80	1.84	1.87	V
Minimum pulse width	t∟w		300			μs
Detection delay time					300	μS



<R> 2.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{SS} = 0 \text{ V})$									
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit			
Data retention supply voltage	Vdddr		1.46 ^{Note}		5.5	V			

<R> Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



2.8 Flash Memory Programming Characteristics

<r></r>	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
	System clock frequency	fclĸ		1		24	MHz
	Code flash memory rewritable times Notes 1, 2, 3		Retained for 20 years	1,000			Times
			$T_A = 85^{\circ}C$				
	Data flash memory rewritable times		Retained for 1 year		1,000,000		
	Notes 1, 2, 3		$T_A = 25^{\circ}C$				
			Retained for 5 years	100,000			
			$T_A = 85^{\circ}C$				
			Retained for 20 years	10,000			
			$T_A = 85^{\circ}C$				

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.



2.9 Dedicated Flash Memory Programmer Communication (UART)


(1x = 40.0000, 1.0003)		•,•33 – • •)				
Parameter	Symbol	Symbol Conditions		TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

2.10 Timing of Entry to Flash Memory Programming Modes

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset are released before external reset release			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	ts∪	POR and LVD reset are released before external reset release	10			μS
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset are released before external reset release	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
 - t_{SU} : Time to release the external reset after the TOOL0 pin is set to the low level
 - the: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



3.3.2 Supply current characteristics

(1) 20-, 24-pin products

<u>(1A = 10 to</u>	1100 0,		<u> </u>	•••)						("-/
Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply		Operating	HS (High-speed	$f_{\text{IH}} = 24 \text{ MHz}^{\text{Note 3}}$	Basic	$V_{DD} = 5.0 V$		1.5		mA
current ^{Note 1}		mode	main) mode ^{Note 4}		operation	VDD = 3.0 V		1.5		
					Normal	$V_{DD} = 5.0 V$		3.3	5.3	mA
					operation	$V_{DD} = 3.0 V$		3.3	5.3	
				$f_{\text{IH}} = 16 \; MHz^{\text{Note 3}}$		$V_{DD} = 5.0 V$		2.5	3.9	mA
						$V_{DD} = 3.0 V$		2.5	3.9	
				$f_{MX} = 20 \text{ MHz}^{Note 2},$		Square wave input		2.8	4.7	mA
				$V_{DD} = 5.0 V$		Resonator connection		3.0	4.8	
				$f_{MX} = 20 \text{ MHz}^{Note 2},$		Square wave input		2.8	4.7	mA
				VDD = 3.0 V		Resonator connection		3.0	4.8	
				$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input		1.8	2.8	mA
				$V_{DD} = 5.0 V$		Resonator connection		1.8	2.8	
				$f_{MX} = 10 \text{ MHz}^{Note 2}$,		Square wave input		1.8	2.8	mA
				$V_{DD} = 3.0 V$		Resonator connection		1.8	2.8	

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. When high-speed on-chip oscillator clock is stopped.
- **3.** When high-speed system clock is stopped
- 4. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: $V_{DD} = 2.7$ V to 5.5 V @1 MHz to 24 MHz V_{DD} = 2.4 V to 5.5 V @1 MHz to 16 MHz

- **Remarks 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$.



(1/2)

(3) Peripheral functions (Common to all products)

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Low-speed onchip oscillator operating current	FIL Note 1				0.20		μA
12-bit interval timer operating current	ITMKA Notes 1, 2, 3				0.02		μA
Watchdog timer operating current	WDT Notes 1, 2, 4	fı∟ = 15 kHz			0.22		μA
A/D converter	IADC	When conversion	Normal mode, AV _{REFP} = V _{DD} = 5.0 V		1.30	1.70	mA
operating current	Notes 1, 5	at maximum speed	Low voltage mode, AV _{REFP} = V _{DD} = 3.0 V		0.50	0.70	mA
A/D converter reference voltage operating current	IADREF Note 1				75.0		μA
Temperature sensor operating current	ITMPS Note 1				75.0		μA
LVD operating current	ILVD Notes 1, 6				0.08		μA
Self-programming operating current	IFSP Notes 1, 8				2.00	12.20	mA
BGO operating current	BGO Notes 1, 7				2.00	12.20	mA
SNOOZE operating	Isnoz	ADC operation	The mode is performed Note 9		0.50	1.10	mA
current	Note 1		The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 \text{ V}$		1.20	2.04	mA
		CSI/UART operation	<u>ו</u>		0.70	1.54	mA

Notes 1. Current flowing to the VDD.


- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3, and IFIL and ITMKA when the 12-bit interval timer operates.
- 4. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
- 5. Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 6. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit operates.
- 7. Current flowing only during data flash rewrite.
- **8.** Current flowing only during self programming.
- 9. For shift time to the SNOOZE mode, see 17.3.3 SNOOZE mode.

Remarks 1. fill: Low-speed on-chip oscillator clock frequency


2. Temperature condition of the TYP. value is $T_A = 25^{\circ}C$




TI/TO Timing




Interrupt Request Input Timing



Key Interrupt Input Timing




RESET Input Timing





3.5 Peripheral Functions Characteristics

AC Timing Test Point



3.5.1 Serial array unit


(1) During communication at same potential (UART mode) (T_A = -40 to +105°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Transfer rate				fмск/12	bps
Note 1		Theoretical value of the maximum transfer rate $f_{CLK} = f_{MCK}^{Note2}$		2.0	Mbps


Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are: HS (high-speed main) mode: 24 MHz (2.7 V \leq V_{DD} \leq 5.5 V) 16 MHz (2.4 V \leq V_{DD} \leq 5.5 V)
- **Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

- 2. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
 - m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))



Parameter	Symbol	Conditions		HS (high-spee	Unit	
				MIN.	MAX.	
SCKp cycle time	tKCY1	$t_{\text{KCY1}} \geq 4/f_{\text{CLK}}$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	334		ns
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	500		ns
SCKp high-/low-level width	tкнı,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		tксү1/2–24		ns
	tĸ∟ı	$2.7~V \leq V_{\text{DD}} \leq 5$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		tксү1/2–76		ns
SIp setup time (to SCKp \uparrow) ^{Note 1}	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		66		ns
		$2.7~V \le V_{\text{DD}} \le 5.$	5 V	66		ns
		$2.4~V \leq V_{\text{DD}} \leq 5$.5 V	113		ns
SIp hold time (from SCKp \uparrow) Note 2	tksi1			38		ns
Delay time from SCKp↓ to SOp output ^{Note 3}	tkso1	C = 30 pF ^{Note4}			50	ns

(2) During communication at same potential (CSI mode) (master mode, SCKp internal clock output)
$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- **Caution** Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).
- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)
 - 2. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3))



Parameter	Symbol	Conditions	HS (high-speed	HS (high-speed main) Mode	
			MIN.	MAX.	
SCLr clock frequency	fsc∟	$C_{\text{b}} = 100 \text{ pF}, \text{R}_{\text{b}} = 3 \text{k} \Omega$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	C_b = 100 pF, R_b = 3 k Ω	4600		ns
Hold time when SCLr = "H"	tніgн	$C_{\rm b}=100~pF,~R_{\rm b}=3~k\Omega$	4600		ns
Data setup time (reception)	tsu:dat	$C_{\rm b}=100~pF,~R_{\rm b}=3~k\Omega$	1/fмск + 580 ^{Note 2}		ns
Data hold time (transmission)	thd:dat	$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$	0	1420	ns


(4) During communication at same potential (simplified I²C mode)

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$


Notes 1. The value must also be equal to or less than fmck/4.

- Set tsu:DAT so that it will not exceed the hold time when SCLr = "L" or SCLr = "H". 2.
- Caution Select the N-ch open drain output (VDD tolerance) mode for SDAr by using port output mode register h (POMh).

Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)




- **Remarks 1.** R_b [Ω]:Communication line (SDAr) pull-up resistance Cb [F]: Communication line (SCLr, SDAr) load capacitance
 - 2. r: IIC number (r = 00, 01, 11, 20), h: = POM number (h = 0, 1, 4, 5)

3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).


m: Unit number (m = 0, 1), n: Channel number (0, 1, 3)




UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)






- **Remarks 1.** R_b[Ω]: Communication line (TxDq) pull-up resistance, C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage
 - **2.** q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)
 - fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))


4. UART0 of the 20- and 24-pin products supports communication at different potential only when the peripheral I/O redirection function is not used.



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- Remarks 1. Rb [Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb [F]: Communication line (SDAr, SCLr) load capacitance, Vb [V]: Communication line voltage
 - **2.** r: IIC Number (r = 00, 20)
 - 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number (m = 0,1), n: Channel number (n = 0))



			Description					
Rev.	Date	Page	Page Summary					
2.00	Sep 06, 2013	55	Modification of description and Notes 3 and 4 in 2.6.1 (3)					
		56	Modification of description and Notes 3 and 4 in 2.6.1 (4)					
		57	Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics					
		57	Modification of table and Note in 2.6.3 POR circuit characteristics					
		58	Modification of table in 2.6.4 LVD circuit characteristics					
		59	Modification of table of LVD detection voltage of interrupt & reset mode					
		59	Modification of number and title to 2.6.5 Power supply voltage rising slope characteristics					
		61	Modification of table, figure, and Remark in 2.10 Timing of Entry to Flash Memory					
			Programming Modes					
		62 to 103	Addition of products of industrial applications (G: $T_A = -40$ to $+105^{\circ}C$)					
		104 to 106	Addition of products of industrial applications (G: $T_A = -40$ to $+105^{\circ}C$)					
2.10	Mar 25, 2016	6	Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/G12					
		7	Modification of Table 1-1 List of Ordering Part Numbers					
		8	Addition of product name (RL78/G12) and description (Top View) in 1.4.1 20-pin products					
		9	Addition of product name (RL78/G12) and description (Top View) in 1.4.2 24-pin products					
		10	Addition of product name (RL78/G12) and description (Top View) in 1.4.3 30-pin products					
		15	Modification of description in 1.7 Outline of Functions					
		16	Modification of description, and addition of target products					
		52	Modification of note 2 in 2.5.2 Serial interface IICA					
		60	Modification of title and note, and addition of caution in 2.7 RAM Data Retention Characteristics					
		60	Modification of conditions in 2.8 Flash Memory Programming Characteristics					
		62	Modification of description, and addition of target products and remark					
		94	Modification of note 2 in 3.5.2 Serial interface IICA					
		102	Modification of title and note in 3.7 RAM Data Retention Characteristics					
		102	Modification of conditions in 3.8 Flash Memory Programming Characteristics					
		104 to 106	Addition of package name					

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.