



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Discontinued at Digi-Key |
|----------------------------|---|
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 24MHz |
| Connectivity | CSI, I ² C, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 14 |
| Program Memory Size | 4KB (4K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 2K x 8 |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 11x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-LSSOP (0.173", 4.40mm Width) |
| Supplier Device Package | 20-LSSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10267gsp-x5 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

<R>

1.2 List of Part Numbers



Figure 1-1. Part Number, Memory Size, and Package of RL78/G12

Notes 1. For details about the differences between the R5F102 products and the R5F103 products of RL78/G12, see 1.1 Differences between the R5F102 Products and the R5F103 Products.

2. Products only for "A: Consumer applications ($T_A = -40$ to $+85^{\circ}C$)" and "D: Industrial applications ($T_A = -40$ to $+85^{\circ}C$)"



1.3.2 On-chip oscillator characteristics

(1) High-speed on-chip oscillator oscillation frequency of the R5F102 products

| Oscillator | Condition | MIN | MAX | Unit |
|------------------------|--------------------------------|------|------|------|
| High-speed on-chip | T _A = -20 to +85 °C | -1.0 | +1.0 | % |
| oscillator oscillation | T _A = -40 to -20 °C | -1.5 | +1.5 | |
| frequency accuracy | T₄ = +85 to +105 °C | -2.0 | +2.0 | |

(2) High-speed on-chip oscillator oscillation frequency of the R5F103 products

| Oscillator | Condition | MIN | MAX | Unit |
|------------------------|---------------------------------|------|------|------|
| High-speed on-chip | T _A = -40 to + 85 °C | -5.0 | +5.0 | % |
| oscillator oscillation | | | | |
| frequency accuracy | | | | |

1.3.3 Peripheral Functions

The following are differences in peripheral functions between the R5F102 products and the R5F103 products.

| | | R5F102 | product | R5F103 product | | |
|------------------|-----------------------------|------------|------------|----------------|---------|--|
| RL78/G12 | RL78/G12 | | | 20, 24 pin | 30 pin | |
| | | product | | product | product | |
| Serial interface | UART | 1 channel | 3 channels | 1 channel | | |
| | CSI | 2 channels | 3 channels | 1 channel | | |
| | Simplified I ² C | 2 channels | 3 channels | None | | |
| DMA function | | 2 channels | | None | | |
| Safety function | CRC operation | Yes | | None | | |
| | RAM guard | Yes | | None | | |
| | SFR guard | Yes | | None | | |



2.2 Oscillator Characteristics

2.2.1 X1 oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

| Parameter | Resonator | Conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------------|---------------------|---------------------------------------|------|------|------|------|
| X1 clock oscillation | Ceramic resonator / | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | 1.0 | | 20.0 | MHz |
| frequency (fx) ^{Note} | crystal oscillator | $1.8~V \leq V_{\text{DD}} < 2.7~V$ | 1.0 | | 8.0 | |

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** When using the X1 oscillator, refer to **5.4 System Clock Oscillator**.

2.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

| Oscillators | Parameters | Conditions | | MIN. | TYP. | MAX. | Unit |
|---|------------|---------------------------------|---|------|------|------|------|
| High-speed on-chip oscillator clock frequency Notes 1, 2 | fін | | | 1 | | 24 | MHz |
| High-speed on-chip oscillator | | R5F102 products | $T_A = -20 \text{ to } +85^{\circ}\text{C}$ | -1.0 | | +1.0 | % |
| clock frequency accuracy | | $T_{A} = -40$ to $-20^{\circ}C$ | | -1.5 | | +1.5 | % |
| | | R5F103 products | | -5.0 | | +5.0 | % |
| Low-speed on-chip oscillator clock frequency | fı∟ | | | | 15 | | kHz |
| Low-speed on-chip oscillator clock frequency accuracy | | | | -15 | | +15 | % |

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



(1) 20-, 24-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

| (T _A = −40 to | +85°C, 1 | .8 V ≤ V ¤ | $00 \le 5.5 \text{ V}, \text{ Vss} = 0$ | 0 V) | | | | | (2/2) |
|--------------------------|------------|------------------------------|--|-------------------------------------|----------------------|------|------|------|-------|
| Parameter | Symbol | | | Conditions | | MIN. | TYP. | MAX. | Unit |
| Supply | DD2 Note 2 | HALT | HS (High-speed | $f_{IH} = 24 \text{ MHz}^{Note 4}$ | $V_{DD} = 5.0 V$ | | 440 | 1210 | μA |
| current Note 1 | | mode | main) mode ^{Note 6} | | $V_{DD} = 3.0 V$ | | 440 | 1210 | |
| | | | | $f_{IH} = 16 \text{ MHz}^{Note 4}$ | $V_{DD} = 5.0 V$ | | 400 | 950 | μA |
| | | | | | $V_{DD} = 3.0 V$ | | 400 | 950 | |
| | | | LS (Low-speed | $f_{IH} = 8 \text{ MHz}^{Note 4}$ | $V_{DD} = 3.0 V$ | | 270 | 542 | μA |
| | | | main) mode ^{Note 6} | | $V_{DD} = 2.0 V$ | | 270 | 542 | |
| | | | HS (High-speed | $f_{MX} = 20 \text{ MHz}^{Note 3},$ | Square wave input | | 280 | 1000 | μA |
| | | main) mode ^{Note 6} | $V_{DD} = 5.0 V$ | Resonator connection | | 450 | 1170 | | |
| | | | | $f_{MX} = 20 \text{ MHz}^{Note 3},$ | Square wave input | | 280 | 1000 | μA |
| | | | V _{DD} = 3.0 V | Resonator connection | | 450 | 1170 | | |
| | | | $f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ $V_{\text{DD}} = 5.0 \text{ V}$ | Square wave input | | 190 | 590 | μA | |
| | | | | Resonator connection | | 260 | 660 | | |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 3},$ | Square wave input | | 190 | 590 | μA |
| | | | | $V_{DD} = 3.0 V$ | Resonator connection | | 260 | 660 | |
| | | | LS (Low-speed | $f_{MX} = 8 \text{ MHz}^{Note 3},$ | Square wave input | | 110 | 360 | μA |
| | | | main) mode ^{Note 6} | $V_{DD} = 3.0 V$ | Resonator connection | | 150 | 416 | |
| | | | | $f_{MX} = 8 \text{ MHz}^{Note 3},$ | Square wave input | | 110 | 360 | μA |
| | | | | $V_{DD} = 2.0 V$ | Resonator connection | | 150 | 416 | |
| | DD3 Note 5 | STOP | $T_A = -40^{\circ}C$ | | | | 0.19 | 0.50 | μA |
| | | mode | T _A = +25°C | | | | 0.24 | 0.50 | |
| | | | $T_A = +50^{\circ}C$ | $T_A = +50^{\circ}C$ | | | 0.32 | 0.80 | |
| | | | T _A = +70°C | | | | 0.48 | 1.20 | |
| | | | T _A = +85°C | | | | | 2.20 | |

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator clock is stopped.
- 4. When high-speed system clock is stopped.
- 5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz VDD = 2.4 V to 5.5 V @1 MHz to 16 MHz

LS(Low speed main) mode: VDD = 1.8 V to 5.5 V @1 MHz to 8 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - 3. Except temperature condition of the TYP. value is $T_A = 25^{\circ}C$, other than STOP mode



2.4 AC Characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

| Items | Symbol | | Condition | s | MIN. | TYP. | MAX. | Unit |
|---|--------------|---------------------------------------|---------------------------------|---------------------------------------|----------------|------|------|------|
| Instruction cycle (minimum | Тсч | Main system | HS (High- | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | 0.04167 | | 1 | μS |
| instruction execution time) | | clock (fMAIN) operation | speed main) mode | $2.4~V \leq V_{\text{DD}} < 2.7~V$ | 0.0625 | | 1 | μS |
| | | | LS (Low- speed main) mode | $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ | 0.125 | | 1 | μS |
| | | During self | HS (High- | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | 0.04167 | | 1 | μs |
| | | programming | speed main) mode | $2.4~V \leq V_{\text{DD}} < 2.7~V$ | 0.0625 | | 1 | μS |
| | | | LS (Low- speed main) mode | $1.8~V \le V_{\text{DD}} \le 5.5~V$ | 0.125 | | 1 | μS |
| External main system clock | fex | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | | 1.0 | | 20.0 | MHz |
| frequency | | $2.4~V \leq V_{\text{DD}} < 2.7~V$ | | | 1.0 | | 16.0 | MHz |
| | | $1.8~V \leq V_{\text{DD}} < 2$ | .4 V | | 1.0 | | 8.0 | MHz |
| External main system clock input high-level width, low- level width | texн, texL | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | | 24 | | | ns |
| | | $2.4~V \leq V_{DD} < 2.7~V$ | | | 30 | | | ns |
| | | $1.8~V \leq V_{DD} < 2.4~V$ | | | 60 | | | ns |
| TI00 to TI07 input high-level width, low-level width | tn∺, tn∟ | | | | 1/fмск + 10 | | | ns |
| TO00 to TO07 output | fто | $4.0~V \leq V_{\text{DD}} \leq 5$ | .5 V | | | | 12 | MHz |
| frequency | | $2.7~V \leq V_{\text{DD}} < 4$ | 0 V | | | | 8 | MHz |
| | | $1.8~V \leq V_{\text{DD}} < 2$ | .7 V | | | | 4 | MHz |
| PCLBUZ0, or PCLBUZ1 | f PCL | $4.0~V \leq V_{\text{DD}} \leq 5$ | .5 V | | | | 16 | MHz |
| output frequency | | $2.7~V \leq V_{\text{DD}} < 4$ | .0 V | | | | 8 | MHz |
| | | $1.8~V \leq V_{\text{DD}} < 2$ | .7 V | | | | 4 | MHz |
| INTP0 to INTP5 input high- level width, low-level width | tinth, tintl | | | | 1 | | | μS |
| KR0 to KR9 input available width | tкв | | | | 250 | | | ns |
| RESET low-level width | t RSL | | | | 10 | | | μs |

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))



| Parameter | Symbol | Conditions | | HS (high- main) N | -speed /lode | LS (low-speed main) Mode | | Unit |
|--|--------|---------------------------------------|---------------------------------------|----------------------|-----------------|-----------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | tkCY1 | tксү1 ≥ 4/fclк | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | 167 | | 500 | | ns |
| | | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | 250 | | 500 | | ns |
| | | | $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ | _ | | 500 | | ns |
| SCKp high-/low-level width | tкнı, | $4.0~V \leq V_{\text{DD}} \leq$ | 5.5 V | tксү1/2-12 | | tксү1/2–50 | | ns |
| | tĸ∟1 | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | tксү1/2–18 | | tксү1/2–50 | | ns |
| | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | | tксү1/2-38 | | tксү1/2–50 | | ns |
| | | $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ | | _ | | tксү1/2-50 | | ns |
| SIp setup time (to SCKp↑) | tsik1 | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | | 44 | | 110 | | ns |
| Note 1 | | $2.7~V \leq V_{\text{DD}} \leq$ | 5.5 V | 44 | | 110 | | ns |
| | | $2.4~V \leq V_{\text{DD}} \leq$ | 5.5 V | 75 | | 110 | | ns |
| | | $1.8~V \leq V_{\text{DD}} \leq$ | $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ | | | 110 | | ns |
| SIp hold time (from SCKp↑) ^{№te 2} | tksi1 | | | 19 | | 19 | | ns |
| Delay time from SCKp↓ to SOp output ^{Note 3} | tkso1 | C = 30 pF ^{Note4} | | | 25 | | 25 | ns |

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (T_A = -40 to +85°C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- **Caution** Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).
- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products)
 - 2. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.))



| Parameter | Symbol | Conditions | | HS (higł main) | n-speed Mode | LS (low-speed main) Mode | | Unit |
|--|---------------|---------------------------------------|--|----------------------------|-----------------|-----------------------------|-----------------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time Note4 | t ксү2 | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | 20 MHz < fмск | 8/f мск | | - | | ns |
| | | | fмск ≤ 20 MHz | 6/fмск | | 6/fмск | | ns |
| | | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | 16 MHz < fмск | 8/fмск | | - | | ns |
| | | | fмск \leq 16 MHz | 6/fмск | | 6/fмск | | ns |
| | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | | 6/fмск | | 6/fмск | | ns |
| | | | | and 500 | | and 500 | | |
| | | $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ | | - | | 6/fмск | | ns |
| | | | | | | and 750 | | |
| SCKp high-/low-level | tкн2, | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | | tксү2/2-7 | | tксү2/2-7 | | ns |
| width 1 | tĸ∟2 | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | tксү2/2-8 | | tксү2/2-8 | | ns |
| | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | | tксү2/2–18 | | tксү2/2-18 | | ns |
| | | $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ | | - | | tксү2/2-18 | | ns |
| SIp setup time (to SCKp↑) ^{Note 1} | tsik2 | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | 1/fмск + 20 | | 1/fмск + 30 | | ns |
| | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | | 1/fмск + 30 | | 1/fмск + 30 | | ns |
| | | $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ | | _ | | 1/fмск + 30 | | ns |
| SIp hold time (from SCKp↑) ^{№te 2} | tksi2 | | | 1/f _{мск} + 31 | | 1/fмск + 31 | | ns |
| Delay time from SCKp↓ to | tkso2 | C = 30 pF ^{Note4} | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | 2/fмск + 44 | | 2/fмск + 110 | ns |
| SOp output Note 3 | | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | | 2/fмск + 75 | | 2/fмск + 110 | ns |
| | | | $1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | | _ | | 2/fмск + 110 | ns |

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) ($T_A = -40$ to $+85^{\circ}$ C, 1.8 V $\leq V_{DD} \leq 5.5$ V, Vss = 0 V)

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- **Caution** Select the normal input buffer for the SIp and SCKp pins and the normal output mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).



(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCK00... internal clock output, corresponding CSI00 only)

| Parameter | Symbol | | Conditions | HS (hig main) | HS (high-speed main) Mode | | LS (low-speed main) Mode | |
|--|-------------------|--|--|------------------|---------------------------|------------------|--------------------------|-----|
| | | | | MIN. | MAX. | MIN. | MAX. | |
| SCK00 cycle time | t ксү1 | tĸcv1 ≥ 2/fclĸ | $\begin{array}{l} \mbox{4.0 V} \le V_{DD} \le 5.5 \ V, \\ \mbox{2.7 V} \le V_b \le 4.0 \ V, \\ \mbox{C}_b = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$ | 200 | | 1150 | | ns |
| | | | $\label{eq:linear} \begin{split} & 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$ | 300 | | 1150 | | ns |
| SCK00 high-level width | tкнı | $4.0~V \leq V_{\text{DD}} \leq 5.$ | 5 V, 2.7 V \leq Vb \leq 4.0 V, | tксү1/2 – | | tксү1/2- | | ns |
| | | $C_b = 20 \text{ pF}, \text{ R}_b =$ | = 1.4 kΩ | 50 | | 50 | | |
| | | $2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}_{\text{b}} =$ | 0 V, 2.3 V \leq V_b \leq 2.7 V, = 2.7 k\Omega | tксү1/2 – 120 | | tксү1/2 – 120 | | ns |
| SCK00 low-level width | tĸ∟1 | 4.0 V \leq V _{DD} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 20 pF. B _b = 1.4 kΩ | | tксү1/2 – 7 | | tксү1/2 – 50 | | ns |
| | | $2.7 \text{ V} \leq V_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \leq V_{\text{b}} \leq 2.7 \text{ V},$ | | tксү1/2 – | | tксү1/2 – | | ns |
| | | $C_b = 20 \text{ pF}, \text{ R}_b =$ | 10 | | 50 | | | |
| SI00 setup time | tsik1 | $4.0~V \leq V_{\text{DD}} \leq 5.$ | 5 V, 2.7 V \leq V _b \leq 4.0 V, | 58 | | 479 | | ns |
| (to SCK00↑) ^{Note 1} | | $C_b = 20 \text{ pF}, \text{ R}_b =$ | = 1.4 kΩ | | | | | |
| | | $2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.$ | 0 V, 2.3 V \leq V _b \leq 2.7 V, | 121 | | 479 | | ns |
| | | $C_b = 20 \text{ pF}, \text{ R}_b =$ | = 2.7 kΩ | | | | | |
| SI00 hold time | tksi1 | $4.0~V \leq V_{\text{DD}} \leq 5.$ | 5 V, 2.7 V \leq V _b \leq 4.0 V, | 10 | | 10 | | ns |
| (from SCK00 ¹) | | $C_b = 20 \text{ pF}, \text{R}_b = 1.4 \text{k}\Omega$ | | | | | | |
| | | $2.7~V \leq V_{\text{DD}} < 4.0~V,~2.3~V \leq V_{\text{b}} \leq 2.7~V,$ | | 10 | | 10 | | ns |
| | | $C_b = 20 \text{ pF}, R_b =$ | = 2.7 kΩ | | | | | |
| Delay time from SCK00↓ | tkso1 | $4.0~V \le V_{\text{DD}} \le 5.$ | 5 V, 2.7 V \leq V _b \leq 4.0 V, | | 60 | | 60 | ns |
| | | C _b = 20 pF, R _b = | = 1.4 kΩ | | | | | |
| | | $2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.$ | $0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ | | 130 | | 130 | ns |
| | | C _b = 20 pF, R _b = | = 2.7 kΩ | | | | | |
| SI00 setup time (to SCK00↓) ^{Note 2} | tsik1 | $4.0 V \leq V DD \leq 5.$ | $5 V, 2.7 V \le V_b \le 4.0 V,$ | 23 | | 110 | | ns |
| (| | $C_b = 20 \text{ pr}, \text{ Rb} = 0.7 \text{ V} < V_{\text{Rb}} < 4$ | $= 1.4 \text{ K}_2$ | 22 | | 110 | | - |
| | | $2.7 V \le V D C = 20 \text{ pE } B_{\text{b}} = -20 \text$ | $0 \ 0, 2.3 \ 0 \ge 0 \ 0 \ge 2.7 \ 0,$ | | | 110 | | 115 |
| SIO0 hold time | trout | $40V \le V_{PP} \le 5$ | 5 V 2 7 V < V < 1 0 V | 10 | | 10 | | ne |
| (from SCK00↓) Note 2 | LKSII | $4.0 V \le V D U \le 0.$ | $5 \text{V}, 2.7 \text{V} \ge \text{V}_0 \ge 4.0 \text{V},$ | 10 | | 10 | | 115 |
| | | 27 V < Vpp < 4 | $0 V 2 3 V < V_{\rm b} < 27 V$ | 10 | | 10 | | ns |
| | | C₀ = 20 pF. R₀ = | = 2.7 kΩ | | | | | |
| Delay time from SCK00↑ | t _{KSO1} | $4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.$ | 5 V. 2.7 V ≤ V _b ≤ 4.0 V. | | 10 | | 10 | ns |
| Delay time from SCK00↑ t to SO00 output ^{Note 2} | | Сь = 20 pF, Rь = | = 1.4 kΩ | | | | | |
| | 2 | $2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.$ | 0 V, 2.3 V \leq V _b \leq 2.7 V, | | 10 | | 10 | ns |
| | | $C_b = 20 \text{ pF}, R_b =$ | = 2.7 kΩ | | | | | |

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

(Notes, Caution, and Remarks are listed on the next page.)



Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When AV_{REFP} < V_{DD}, the MAX. values are as follows. Overall error: Add ±1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}. Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AV_{REFP} = V_{DD}. Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AV_{REFP} = V_{DD}.
- 4. Values when the conversion time is set to 57 μs (min.) and 95 μs (max.).
- 5. Refer to 28.6.2 Temperature sensor/internal reference voltage characteristics.
- (2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI22

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AV}_{REFP} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{AV}_{REFP}, \text{ Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

| Parameter | Symbol | Conditio | ns | MIN. | TYP. | MAX. | Unit |
|---------------------------------|---------------|--------------------------------|-------------------------------------|--------|-------|----------------------------|------|
| Resolution | Res | | | 8 | | 10 | bit |
| Overall error Note 1 | AINL | 10-bit resolution | | | 1.2 | ±5.0 | LSB |
| | | $AV_{REFP} = V_{DD}^{Note 3}$ | | | 1.2 | $\pm 8.5^{\text{Note 4}}$ | LSB |
| Conversion time | t CONV | 10-bit resolution | $3.6~V \leq V \text{DD} \leq 5.5~V$ | 2.125 | | 39 | μS |
| | | Target ANI pin: ANI16 to ANI22 | $2.7~V \leq V \text{DD} \leq 5.5~V$ | 3.1875 | | 39 | μs |
| | | | $1.8~V \leq V \text{DD} \leq 5.5~V$ | 17 | | 39 | μs |
| | | | | 57 | | 95 | μs |
| Zero-scale error Notes 1, 2 | EZS | 10-bit resolution | | | ±0.35 | %FSR | |
| | | $AV_{REFP} = V_{DD}^{Note 3}$ | | | | $\pm 0.60^{\text{Note 4}}$ | %FSR |
| Full-scale error Notes 1, 2 | EFS | 10-bit resolution | | | | ±0.35 | %FSR |
| | | $AV_{REFP} = V_{DD}^{Note 3}$ | | | | $\pm 0.60^{\text{Note 4}}$ | %FSR |
| Integral linearity error Note 1 | ILE | 10-bit resolution | | | | ±3.5 | LSB |
| | | $AV_{REFP} = V_{DD}^{Note 3}$ | | | | $\pm 6.0^{\text{Note 4}}$ | LSB |
| Differential linearity | DLE | 10-bit resolution | | | | ±2.0 | LSB |
| error ^{Note 1} | | $AV_{REFP} = V_{DD}^{Note 3}$ | | | | ±2.5 ^{Note 4} | LSB |
| Analog input voltage | VAIN | ANI16 to ANI22 | | 0 | | AVREFP and VDD | V |

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When AV_{REFP} \leq V_{DD}, the MAX. values are as follows. Overall error: Add ±4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}. Zero-scale error/Full-scale error: Add ±0.20%FSR to the MAX. value when AV_{REFP} = V_{DD}. Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.
- 4. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV_{REFM} (ADREFM = 1), target pin: ANI0, ANI2, ANI3, and ANI16 to ANI22

(TA = -40 to +85°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, Reference voltage (+) = V_{BGR}^{Note 3}, Reference voltage (-) = AV_{REFM}^{Note 4} = 0 V, HS (high-speed main) mode)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|---------------|------------------|------|------|-------------|------|
| Resolution | Res | | | 8 | | bit |
| Conversion time | t CONV | 8-bit resolution | 17 | | 39 | μs |
| Zero-scale error ^{Notes 1, 2} | EZS | 8-bit resolution | | | ±0.60 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 8-bit resolution | | | ±2.0 | LSB |
| Differential linearity error Note 1 | DLE | 8-bit resolution | | | ±1.0 | LSB |
| Analog input voltage | VAIN | | 0 | | VBGR Note 3 | V |

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to 28.6.2 Temperature sensor/internal reference voltage characteristics.

4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) = AV_{REFM}. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (–) = AV_{REFM}. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (–) = AV_{REFM}.



2.6.2 Temperature sensor/internal reference voltage characteristics

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|---------|---|------|------|------|-------|
| Temperature sensor output voltage | VTMPS25 | Setting ADS register = 80H, TA = +25°C | | 1.05 | | V |
| Internal reference voltage | VBGR | Setting ADS register = 81H | 1.38 | 1.45 | 1.50 | V |
| Temperature coefficient | Fvtmps | Temperature sensor output voltage that depends on the temperature | | -3.6 | | mV/°C |
| Operation stabilization wait time | tamp | | 5 | | | μs |

(T_A = -40 to +85°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, HS (high-speed main) mode

2.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------|-----------------------------|------------------------|------|------|------|------|
| Detection voltage | VPOR Power supply rise time | | 1.47 | 1.51 | 1.55 | V |
| | VPDR | Power supply fall time | 1.46 | 1.50 | 1.54 | V |
| Minimum pulse width Note | Tpw | | 300 | | | μs |

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





(1) 20-, 24-pin products

| $(T_{A} = -40 \text{ to } +105^{\circ}\text{C}.$ | $2.4 V \le V_{DD} \le 5.5 V$, Vss = 0 V) |
|--|---|
| (17 - 40.0 + 100 0) | , 2.4 1 3 100 3 0.0 1, 100 - 0 1) |

| $1x = -40 (0 + 105 0, 2.4 + 2.4 00 \pm 5.5 + 0.45) $ | | | | | | | | | |
|--|--|--------------------------------------|--|--|-------------------------|------|------|-------|------|
| Parameter | Symbol | | | Conditions | | MIN. | TYP. | MAX. | Unit |
| Supply | DD2 Note 2 | HALT | HS (High-speed | $f_{IH} = 24 \text{ MHz}^{Note 4}$ | V _{DD} = 5.0 V | | 440 | 2230 | μA |
| current ^{Note 1} | | mode | main) mode ^{Note 6} | | V _{DD} = 3.0 V | | 440 | 2230 | |
| | | | | $f_{IH} = 16 \text{ MHz}^{Note 4}$ | $V_{DD} = 5.0 V$ | | 400 | 1650 | μA |
| | | | | | $V_{DD} = 3.0 V$ | | 400 | 1650 | |
| | | | | $f_{MX} = 20 \text{ MHz}^{Note 3}$, | Square wave input | | 280 | 1900 | μA |
| | | | | $V_{DD} = 5.0 V$ | Resonator connection | | 450 | 2000 | |
| | | | | $\label{eq:main_state} \begin{split} f_{\text{MX}} &= 20 \text{ MHz}^{\text{Note 3}}, \\ V_{\text{DD}} &= 3.0 \text{ V} \end{split}$ | Square wave input | | 280 | 1900 | μA |
| | V _{DD} = 3. f _{MX} = 10 | | | | Resonator connection | | 450 | 2000 | |
| | | $f_{MX} = 10 \text{ MHz}^{Note 3}$, | Square wave input | | 190 | 1010 | μA | | |
| | | | | $V_{DD} = 5.0 V$ | Resonator connection | | 260 | 1090 | |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 3}$, | Square wave input | | 190 | 1010 | μA |
| | | | | $V_{DD} = 3.0 \text{ V}$ Resonator connection | | | 260 | 1090 | |
| | DD3 Note 5 | STOP | $T_{\text{A}} = -40^{\circ}C$ | | | | 0.19 | 0.50 | μA |
| | | mode | $T_A = +25^{\circ}C$ | | | | 0.24 | 0.50 | |
| | | | $T_A = +50^{\circ}C$ | | | | 0.32 | 0.80 | |
| | | | T _A = +70°C T _A = +85°C | | | | 0.48 | 1.20 | |
| | | | | | | | 0.74 | 2.20 | |
| | | | T _A = +105°C | | | | 1.50 | 10.20 | |

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- **2.** During HALT instruction execution by flash memory.
- **3.** When high-speed on-chip oscillator clock is stopped.
- 4. When high-speed system clock is stopped.
- 5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS (High speed main) mode: $V_{DD} = 2.7$ V to 5.5 V @1 MHz to 24 MHz $V_{DD} = 2.4$ V to 5.5 V @1 MHz to 16 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - 3. Except temperature condition of the TYP. value is $T_A = 25^{\circ}C$, other than STOP mode



(2/2)

| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | | Unit |
|--|--------|--|---------------------------------------|---------------------------|------|------|
| | | | | MIN. | MAX. | |
| SCKp cycle time | tkCY1 | tксү1 \geq 4/fclк | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | 334 | | ns |
| | | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | 500 | | ns |
| SCKp high-/low-level width | tкнı, | $4.0~V \leq V_{\text{DD}} \leq 5.5$ | V | tксү1/2–24 | | ns |
| | tĸ∟1 | $\begin{array}{c} 2.7 \ V \leq V_{DD} \leq 5.5 \ V \\ \\ 2.4 \ V \leq V_{DD} \leq 5.5 \ V \end{array}$ | | tксү1/2–36 | | ns |
| | | | | tксү1/2-76 | | ns |
| SIp setup time (to SCKp↑) ^{Note 1} | tsik1 | $4.0~V \leq V_{\text{DD}} \leq 5.5$ | V | 66 | | ns |
| | | $2.7~V \leq V_{\text{DD}} \leq 5.5$ | V | 66 | | ns |
| | | $2.4~V \leq V_{\text{DD}} \leq 5.5$ | V | 113 | | ns |
| SIp hold time (from SCKp↑) Note 2 | tksi1 | | | 38 | | ns |
| Delay time from SCKp↓ to SOp output ^{Note 3} | tkso1 | C = 30 pF ^{Note4} | | | 50 | ns |

| (2) | During communication at same potential (CSI mode) (master mode, SCKp internal clock outpu | t) |
|-----|--|----|
| (T/ | $A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$ | |

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- **Caution** Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).
- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)
 - 2. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3))



UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





- **Remarks 1.** R_b[Ω]: Communication line (TxDq) pull-up resistance, C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage
 - **2.** q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)
 - fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

4. UART0 of the 20- and 24-pin products supports communication at different potential only when the peripheral I/O redirection function is not used.



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

| Parameter | Symbol | Conditions | | HS (high-spee | ed main) Mode | Unit |
|-----------------------|--------|---|--|---------------|---------------|------|
| | | | | MIN. | MAX. | |
| SCKp cycle time | tkcy1 | $t_{\text{KCY1}} \geq 4/f_{\text{CLK}}$ | $4.0~V \leq V_{\text{DD}} \leq 5.5~V,$ | 600 | | ns |
| | | | $2.7~V \leq V_b \leq 4.0~V,$ | | | |
| | | | C_b = 30 pF, R_b = 1.4 k Ω | | | |
| | | | $2.7~V \leq V_{\text{DD}} < 4.0~V,$ | 1000 | | ns |
| | | | $2.3~V \leq V_b \leq 2.7~V,$ | | | |
| | | | $C_b=30 \text{ pF}, R_b=2.7 \text{k}\Omega$ | | | |
| | | | $2.4~V \leq V_{\text{DD}} < 3.3~V,$ | 2300 | | ns |
| | | | $1.6~V \leq V_b \leq 2.0~V,$ | | | |
| | | | C_b = 30 pF, R_b = 5.5 k Ω | | | |
| SCKp high-level width | tкнı | $4.0~V \le V_{\text{DD}} \le 5$ | 5.5 V, 2.7 V \leq V _b \leq 4.0 V, | tксү1/2 –150 | | ns |
| | | $C_b = 30 \text{ pF}, \text{ R}_b$ | = 1.4 kΩ | | | |
| | | $2.7 \text{ V} \leq \text{V}_{\text{DD}}$ < 4 | 4.0 V, 2.3 V \leq V _b \leq 2.7 V, | tксү1/2 –340 | | ns |
| | | $C_b = 30 \text{ pF}, \text{ R}_b$ | = 2.7 kΩ | | | |
| | | $2.4 \text{ V} \leq \text{V}_{\text{DD}} < 3$ | 3.3 V, 1.6 V \leq V _b \leq 2.0 V, | tксү1/2-916 | | ns |
| | | $C_b = 30 \text{ pF}, \text{ R}_b$ | = 5.5 kΩ | | | |
| SCKp low-level width | tĸ∟1 | $4.0~V \le V_{\text{DD}} \le 5$ | 5.5 V, 2.7 V \leq V _b \leq 4.0 V, | tксү1/2 –24 | | ns |
| | | $C_b = 30 \text{ pF}, R_b$ | = 1.4 kΩ | | | |
| | | $2.7 \text{ V} \leq \text{V}_{\text{DD}}$ < 4 | 4.0 V, 2.3 V \leq V _b \leq 2.7 V, | tксү1/2 –36 | | ns |
| | | $C_b = 30 \text{ pF}, R_b$ | = 2.7 kΩ | | | |
| | | $2.4 V \le V_{DD} < 3$ | $3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$ | tксү1/2 –100 | | ns |
| | | $C_b = 30 \text{ pF}, R_b$ | = 5.5 kΩ | | | |

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R_b [Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b [F]: Communication line (SCKp, SOp) load capacitance, V_b [V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20)



| (7) | Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp external clock input) |
|-----|---|
| (TA | = –40 to +105°C, 2.4 V ≤ V _{DD} ≤ 5.5 V, V _{SS} = 0 V) |

| Parameter | Symbol | Conditions | | HS (high-spe Mod | eed main) e | Unit |
|---|---------------|---|--|---------------------|----------------|------|
| | | | | MIN. | MAX. | |
| SCKp cycle time Note 1 | t ксү2 | $4.0~V \leq V_{\text{DD}} \leq 5.5~V,$ | 20 MHz < fмск ≤ 24 MHz | 24/fмск | | ns |
| | | $2.7~V \leq V_b \leq 4.0~V$ | $8 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$ | 20/f мск | | ns |
| | | | $4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$ | 16/f мск | | ns |
| | | | fмск ≤4 MHz | 12/f мск | | ns |
| | | $2.7~V \leq V_{\text{DD}} < 4.0~V,$ | 20 MHz < fмск ≤ 24 MHz | 32/fмск | | ns |
| | | $2.3~V \leq V_b \leq 2.7~V$ | 16 MHz < fмск ≤ 20 MHz | 28/f мск | | ns |
| | | | 8 MHz < fмск \leq 16 MHz | 24/f мск | | ns |
| | | | $4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$ | 16/f мск | | ns |
| | | | fмск ≤4 MHz | 12/f мск | | ns |
| | | $2.4~V \leq V_{\text{DD}} < 3.3~V,$ | 20 MHz < fмск ≤ 24 MHz | 72/f мск | | ns |
| | | $1.6~V \leq V_b \leq 2.0~V$ | 16 MHz < fмск ≤ 20 MHz | 64/f мск | | ns |
| | | | 8 MHz < fмск \leq 16 MHz | 52/f мск | | ns |
| | | | $4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$ | 32/f мск | | ns |
| | | | fмск ≤4 MHz | 20/f мск | | ns |
| SCKp high-/low-level | tкн2, | $4.0~V \leq V_{\text{DD}} \leq 5.5~V,2.7$ | $V \leq V_{b} \leq 4.0 ~V$ | tксү2/2 – 24 | | ns |
| width | tĸ∟2 | $2.7 \; V \leq V_{\text{DD}} < 4.0 \; V, 2.3$ | $V \leq V_b \leq 2.7~V$ | tkcy2/2 – 36 | | ns |
| | | $2.4 \ V \le V_{\text{DD}} < 3.3 \ V, \ 1.6$ | $V \leq V_b \leq 2.0 \ V$ | tксү2/2 – 100 | | ns |
| SIp setup time | tsik2 | $4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7$ | $V \leq V_{\text{DD}} \leq 4.0 \ V$ | 1/fмск + 40 | | ns |
| (to SCKp↑) ^{Note 2} | | $2.7 \; V \leq V_{\text{DD}} < 4.0 \; V, 2.3$ | $V \leq V_b \leq 2.7~V$ | 1/fмск + 40 | | ns |
| | | $2.4~V \leq V_{\text{DD}} < 3.3~V,~1.6~V \leq V_{\text{DD}} \leq 2.0~V$ | | 1/fмск + 60 | | ns |
| SIp hold time (from SCKp↑) ^{№ote 3} | tksi2 | | | 1/fмск + 62 | | ns |
| Delay time from SCKp \downarrow to | tĸso2 | $4.0~V \leq V_{\text{DD}} \leq 5.5~V,2.7$ | $V \leq V_b \leq 4.0 \ V,$ | | 2/fмск + | ns |
| SOp output Note 4 | | $C_{\text{b}}=30 \text{ pF}, \text{R}_{\text{b}}=1.4 \text{k}\Omega$ | | | 240 | |
| | | $2.7 \; V \leq V_{\text{DD}} < 4.0 \; V, 2.3$ | $V \leq V_b \leq 2.7 \ V,$ | | 2/fмск + | ns |
| | | $C_{b}=30 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$ | | | 428 | |
| | | $2.4 \ V \le V_{\text{DD}} < 3.3 \ V, \ 1.6$ | $V \leq V_b \leq 2.0 \ V,$ | | 2/fмск + | ns |
| | | $C_b = 30 \text{ pF}, \text{ R}_b = 5.5 \text{ k}\Omega$ | | | 1146 | |

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Cautions 1. Select the TTL input buffer for the SIp and SCKp pins and the N-ch open drain output (Vbb tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- Remarks 1. Rb [Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb [F]: Communication line (SDAr, SCLr) load capacitance, Vb [V]: Communication line voltage
 - **2.** r: IIC Number (r = 00, 20)
 - 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number (m = 0,1), n: Channel number (n = 0))



3.6 Analog Characteristics

3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| Input channel | | Reference Voltage | | | | | |
|--------------------------------------|--|--|--|--|--|--|--|
| | Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM | Reference voltage (+) = VDD Reference voltage (-) = Vss | Reference voltage (+) = VBGR Reference voltage (-) = AVREFM | | | | |
| ANI0 to ANI3 | Refer to 29.6.1 (1). | Refer to 29.6.1 (3). | Refer to 29.6.1 (4) . | | | | |
| ANI16 to ANI22 | Refer to 29.6.1 (2) . | | | | | | |
| Internal reference voltage | Refer to 29.6.1 (1). | | - | | | | |
| Temperature sensor output voltage | | | | | | | |

(1) When reference voltage (+) = AV_{REFP}/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin: ANI2, ANI3, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{REFP} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

| Parameter | Symbol | Cor | ditions | MIN. | TYP. | MAX. | Unit |
|--|--|---|---|--------|----------------|--------|------|
| Resolution | RES | | | 8 | | 10 | bit |
| Overall error ^{Note 1} | AINL | 10-bit resolution AVREFP = VDD Note 3 | | | 1.2 | ±3.5 | LSB |
| Conversion time | tconv | 10-bit resolution | $3.6~V \leq V_{\text{DD}} \leq 5.5~V$ | 2.125 | | 39 | μS |
| | | Target pin: ANI2, ANI3 | $2.7~V \leq V \text{DD} \leq 5.5~V$ | 3.1875 | | 39 | μs |
| | | | $2.4~V \leq V \text{DD} \leq 5.5~V$ | 17 | | 39 | μS |
| | | 10-bit resolution | $3.6~V \leq V \text{DD} \leq 5.5~V$ | 2.375 | | 39 | μS |
| | | Target pin: Internal | $2.7~V \leq V \text{DD} \leq 5.5~V$ | 3.5625 | | 39 | μS |
| | reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | $2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$ | 17 | | 39 | μS | |
| Zero-scale error ^{Notes 1, 2} | EZS | 10-bit resolution AVREFP = VDD Note 3 | | | | ±0.25 | %FSR |
| Full-scale error ^{Notes 1, 2} | EFS | 10-bit resolution AVREFP = VDD Note 3 | | | | ±0.25 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 10-bit resolution AVREFP = VDD Note 3 | | | | ±2.5 | LSB |
| Differential linearity error | DLE | 10-bit resolution AV _{REFP} = V _{DD} ^{Note 3} | | | | ±1.5 | LSB |
| Analog input voltage | VAIN | ANI2, ANI3 | | 0 | | AVREFP | V |
| | | Internal reference voltage (HS (high-speed main) m | Internal reference voltage (HS (high-speed main) mode) | | VBGR Note 4 | | V |
| | | Temperature sensor outp (HS (high-speed main) m | ut voltage ode) | | VTMPS25 Note 4 | | V |

(Notes are listed on the next page.)



4.2 24-pin products

R5F1027AANA, R5F10279ANA, R5F10278ANA, R5F10277ANA R5F1037AANA, R5F10379ANA, R5F10378ANA, R5F10377ANA R5F1027ADNA, R5F10279DNA, R5F10278DNA, R5F10277DNA R5F1037ADNA, R5F10379DNA, R5F10378DNA, R5F10377DNA R5F1027AGNA, R5F10279GNA, R5F10278GNA, R5F10277GNA

<R>

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-HWQFN24-4x4-0.50 | PWQN0024KE-A | P24K8-50-CAB-1 | 0.04 |

S



(UNIT:mm) DIMENSIONS ITEM D $4.00\pm\!0.05$ Е 4.00 ± 0.05 А 0.75±0.05 0.25 + 0.05 - 0.07b 0.50 е Lp $0.40\pm\!0.10$ х 0.05 у 0.05

| ITEM | | D2 | | | E2 | | |
|----------------------------------|---|------|------|------|------|------|------|
| | | MIN | NOM | MAX | MIN | NOM | MAX |
| EXPOSED DIE PAD VARIATIONS | A | 2.45 | 2.50 | 2.55 | 2.45 | 2.50 | 2.55 |

DETAIL OF (A) PART

©2012 Renesas Electronics Corporation. All rights reserved.



Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

California Eastern Laboratories, Inc. 4950 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A. Tel: +1-408-919-2500, Fax: +1-408-988-0279 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Dusseldorf, Germany Tel: +49-211-6503-0, Fax: +44-1628-585-900 Renesas Electronics (Final Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0880, Fax: +862-12226-0989 Renesas Electronics Ghanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-22-56080, Fax: +862-2806-9902 Renesas Electronics Infuence Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-266-6880, Fax: +852 2806-9022 Renesas Electronics Taiwan Co., Ltd. Unit 307, No.363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +852-28175-9600, Fax: +868 2-8175-9670 Renesas Electronics Isimgapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyfituk Innovation Centre, Singapore 339949 Tel: +65-213-0200, Fax: +66-213-0300 Renesas Electronics Indiagysia Sdn.Bd. Unit 1207, Block B, Menata Amoorp, Amoorp Trade Centre, No. 18, JIn Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +10-3-7955-9390, Fax: +10-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +10-80-67208777 Renesas Electronics Korea Co., Ltd. 127, 234 Teheran-to, Gangnam-Gu, Seoul, 135-080, Korea Tel: +92-80-580, Fax: +92-25-581-514