



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 24MHz |
| Connectivity | CSI, I ² C, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 14 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 2K x 8 |
| RAM Size | 1.5K × 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 11x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-LSSOP (0.173", 4.40mm Width) |
| Supplier Device Package | 20-LSSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1026aasp-x5 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3.2 On-chip oscillator characteristics

(1) High-speed on-chip oscillator oscillation frequency of the R5F102 products

| Oscillator | Condition | MIN | MAX | Unit |
|------------------------|--------------------------------|------|------|------|
| High-speed on-chip | T _A = -20 to +85 °C | -1.0 | +1.0 | % |
| oscillator oscillation | T _A = -40 to -20 °C | -1.5 | +1.5 | |
| frequency accuracy | T₄ = +85 to +105 °C | -2.0 | +2.0 | |

(2) High-speed on-chip oscillator oscillation frequency of the R5F103 products

| Oscillator | Condition | MIN | MAX | Unit |
|------------------------|---------------------------------|------|------|------|
| High-speed on-chip | T _A = -40 to + 85 °C | -5.0 | +5.0 | % |
| oscillator oscillation | | | | |
| frequency accuracy | | | | |

1.3.3 Peripheral Functions

The following are differences in peripheral functions between the R5F102 products and the R5F103 products.

| | | R5F102 | product | R5F103 product | | | |
|------------------|-----------------------------|----------------|------------|----------------|------|--|--|
| RL78/G12 | 20, 24 pin | 30 pin product | 20, 24 pin | 30 pin | | | |
| | product | | product | product | | | |
| Serial interface | UART | 1 channel | 3 channels | 1 channel | | | |
| | CSI | 2 channels | 3 channels | 1 channel | | | |
| | Simplified I ² C | 2 channels | 3 channels | None | | | |
| DMA function | | 2 channels | | None | | | |
| Safety function | CRC operation | Yes | | None | | | |
| | RAM guard | Yes | | None | | | |
| | SFR guard | Yes | Yes | | None | | |



2.3 DC Characteristics

2.3.1 Pin characteristics

| $[A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$ | | | | | | | |
|---|--------|---|---------------------------------------|--|------|-----------------|------|
| Parameter | Symbol | Conditions | | | TYP. | MAX. | Unit |
| Output current, high ^{№№ 1} | Іон1 | 20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42 30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147 | | | | -10.0 Note 2 | mA |
| | | 20-, 24-pin products: | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | | | -30.0 | mA |
| | | Total of P40 to P42 | $2.7~V \leq V_{\text{DD}} < 4.0~V$ | | | -6.0 | mA |
| | | 30-pin products: Total of P00, P01, P40, P120 (When duty \leq 70% ^{Note 3}) | $1.8~V \leq V_{\text{DD}} < 2.7~V$ | | | -4.5 | mA |
| | | 20-, 24-pin products: | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | | | -80.0 | mA |
| | | Total of P00 to P03 ^{Note 4} , P10 to P14 | $2.7~V \leq V_{\text{DD}} < 4.0~V$ | | | -18.0 | mA |
| | | 30-pin products: Total of P10 to P17, P30, P31, P50, P51, P147 (When duty ≤ 70% ^{Note 3}) | $1.8~V \leq V_{\text{DD}} < 2.7~V$ | | | -10.0 | mA |
| | | Total of all pins (When duty $\leq 70\%^{Note 3}$) | | | | -100 | mA |
| | Іон2 | Per pin for P20 to P23 | | | | -0.1 | mA |
| | | Total of all pins | | | | -0.4 | mA |

Notes 1. value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

- 2. However, do not exceed the total current value.
- **3.** The output current value under conditions where the duty factor \leq 70%. If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).
 - Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and IOH = -10.0 mA
 - Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- 4. 24-pin products only.
- Caution P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products do not output high level in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



| $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$ | | | | | | | | | |
|--|------------------|--|------------------------------|---|------|------|------|------|--|
| Parameter | Symbol | | Conditic | ns | MIN. | TYP. | MAX. | Unit | |
| Output voltage, low | V _{OL1} | 20-, 24-pin product P00 to P03 ^{Note} , P10 | s:) to P14, | $\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 20.0 \ mA \end{array} \label{eq:DD_eq}$ | | | 1.3 | V | |
| | | P40 to P42 30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147 | | $\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:DD}$ | | | 0.7 | V | |
| | | | | $\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \label{eq:DD}$ | | | 0.6 | V | |
| | | | | $\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:DD}$ | | | 0.4 | V | |
| | | | | $\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{ V}_{\mbox{DD}} \leq 5.5 \mbox{ V}, \\ I_{\mbox{DL1}} = 0.6 \mbox{ mA} \end{array}$ | | | 0.4 | V | |
| | Vol2 | P20 to P23 | | lol2 = 400 μA | | | 0.4 | V | |
| | Vol3 | P60, P61 | | $\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 15.0 \ mA \end{array} \end{array} \label{eq:VDD}$ | | | 2.0 | V | |
| | | | | $\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 5.0 \ mA \end{array} \label{eq:DD}$ | | | 0.4 | V | |
| | | | | $\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \label{eq:DD}$ | | | 0.4 | V | |
| | | | | $\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 2.0 \ mA \end{array}$ | | | 0.4 | V | |
| Input leakage current, high | Ішні | Other than P121, $V_1 = V_{DD}$ P122 | | | | | 1 | μA | |
| | Ілн2 | P121, P122 (X1, X2/EXCLK) | VI = VDD | Input port or external clock input | | | 1 | μA | |
| | | | | When resonator connected | | | 10 | μA | |
| Input leakage current, low | ILIL1 | Other than P121, P122 | VI = Vss | | | | -1 | μA | |
| | ILIL2 | P121, P122 (X1, X2/EXCLK) | VI = Vss | Input port or external clock input | | | -1 | μA | |
| | | | | When resonator connected | | | -10 | μA | |
| On-chip pull-up resistance | Ru | 20-, 24-pin product P00 to P03 ^{№™} , P10 P40 to P42, P125, | s:) to P14, RESET | VI = Vss, input port | 10 | 20 | 100 | kΩ | |
| | | 30-pin products: P0 P10 to P17, P30, F P50, P51, P120, P | 00, P01, P31, P40, 147 | | | | | | |

$40 \text{ to } 185^{\circ}$ 18V < Vpp < 55 V Vcc -0 1/1

Note 24-pin products only.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(1/2)

2.3.2 Supply current characteristics

(1) 20-, 24-pin products

| Parameter | Symbol | | | Conditions | | | MIN. | TYP. | MAX. | Unit |
|---------------------------|--------|-------------------------------|---|--|----------------------|--------------------------|------|------|------|------|
| Supply | | Operating | HS(High-speed | $f_{IH} = 24 \text{ MHz}^{Note 3}$ | Basic | $V_{DD} = 5.0 V$ | | 1.5 | | mA |
| current ^{Note 1} | | mode | main) mode ^{™e₄} | | operation | $V_{DD} = 3.0 V$ | | 1.5 | | |
| | | | | | Normal | $V_{DD} = 5.0 \text{ V}$ | | 3.3 | 5.0 | mA |
| | | | | | operation 3 | $V_{DD} = 3.0 V$ | | 3.3 | 5.0 | |
| | | | LS(Low-speed main) mode ^{Note4} | $f_{IH} = 16 \text{ MHz}^{\text{Note 3}}$ $f_{IH} = 8 \text{ MHz}^{\text{Note 3}}$ | | $V_{DD} = 5.0 V$ | | 2.5 | 3.7 | mA |
| | | | | | | $V_{DD} = 3.0 V$ | | 2.5 | 3.7 | |
| | | | | | | $V_{DD} = 3.0 V$ | | 1.2 | 1.8 | mA |
| | | | | | | $V_{DD} = 2.0 V$ | | 1.2 | 1.8 | |
| | | | HS(High-speed main) mode ^{Neted} | $f_{MX} = 20 \text{ MHz}^{Note 2},$ | | Square wave input | | 2.8 | 4.4 | mA |
| | | | | $V_{DD} = 5.0 V$ | | Resonator connection | | 3.0 | 4.6 | |
| | | | | $f_{\text{MX}} = 20 \text{ MHz}^{\text{Note 2}},$ $V_{\text{DD}} = 3.0 \text{ V}$ | | Square wave input | | 2.8 | 4.4 | mA |
| | | | | | | Resonator connection | | 3.0 | 4.6 | |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 2},$ | | Square wave input | | 1.8 | 2.6 | mA |
| | | | | $V_{DD} = 5.0 \text{ V}$ | | Resonator connection | | 1.8 | 2.6 | |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 2}$, | | Square wave input | | 1.8 | 2.6 | mA |
| | | | | $V_{DD} = 3.0 \text{ V}$ | | Resonator connection | | 1.8 | 2.6 | |
| | | | LS(Low-speed | $f_{MX} = 8 \text{ MHz}^{Note 2},$ | Square wave input | | 1.1 | 1.7 | mA | |
| | | main) mode ^{Note4} V | $V_{DD} = 3.0 \text{ V}$ $f_{MX} = 8 \text{ MHz}^{Note 2},$ | s2 , | Resonator connection | | 1.1 | 1.7 | | |
| | | | | | Square wave input | | 1.1 | 1.7 | mA | |
| | | | | VDD = 2.0 V | | Resonator connection | | 1.1 | 1.7 | |

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. When high-speed on-chip oscillator clock is stopped.
- **3.** When high-speed system clock is stopped
- **4.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: $V_{DD} = 2.7 \text{ V}$ to 5.5 V @1 MHz to 24 MHz $V_{DD} = 2.4 \text{ V}$ to 5.5 V @1 MHz to 16 MHz

- LS(Low speed main) mode: $V_{DD} = 1.8 V$ to 5.5 V @1 MHz to 8 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fil: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$.



(1/2)

(2) 30-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

| Parameter | Symbol | | | Conditions | | | MIN. | TYP. | MAX. | Unit |
|----------------|--------|-----------|--|---|-------------|-------------------------|----------------------|------|------|------|
| Supply | DD1 | Operating | HS (High-speed | $f_{IH}=24\ MHz^{Note3}$ | Basic | $V_{DD} = 5.0 V$ | | 1.5 | | mA |
| current Note 1 | | mode | main) mode ^{Note 4} | | operation | V _{DD} = 3.0 V | | 1.5 | | |
| | | | | | Normal | $V_{DD} = 5.0 V$ | | 3.7 | 5.5 | mA |
| | | | | | operation | V _{DD} = 3.0 V | | 3.7 | 5.5 | |
| | | | | $f_{H} = 16 \text{ MHz}^{Note 3}$ | 2, | V _{DD} = 5.0 V | | 2.7 | 4.0 | mA |
| | | | | | | V _{DD} = 3.0 V | | 2.7 | 4.0 | |
| | | | LS (Low-speed | $f_{\text{IH}} = 8 \text{ MHz}^{\text{Note 3}}$ | | $V_{DD} = 3.0 V$ | | 1.2 | 1.8 | mA |
| | | | main) mode ^{№#4} | | | V _{DD} = 2.0 V | | 1.2 | 1.8 | |
| | | | HS (High-speed main) mode ^{Note4} | $\label{eq:main_state} \begin{split} f_{MX} &= 20 \ MHz^{Nole2}, \\ V_{DD} &= 5.0 \ V \\ \\ f_{MX} &= 20 \ MHz^{Nole2}, \\ V_{DD} &= 3.0 \ V \end{split}$ | | Square wave input | | 3.0 | 4.6 | mA |
| | | | | | | Resonator connection | | 3.2 | 4.8 | |
| | | | | | | Square wave input | | 3.0 | 4.6 | mA |
| | | | | | | Resonator connection | | 3.2 | 4.8 | |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 2},$ | | Square wave input | | 1.9 | 2.7 | mA |
| | | | | VDD = 5.0 V | | Resonator connection | | 1.9 | 2.7 | |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 2},$ | | Square wave input | | 1.9 | 2.7 | mA |
| | | | | $V_{DD} = 3.0 V$ | | Resonator connection | | 1.9 | 2.7 | |
| | | | LS (Low-speed | $f_{MX} = 8 MHz^{Note 2}$, | | Square wave input | | 1.1 | 1.7 | mA |
| | | | main) mode ^{Note 4} V _{DD} = | $V_{DD} = 3.0 \text{ V}$ $f_{MX} = 8 \text{ MHz}^{\text{Note 2}},$ | | Resonator connection | | 1.1 | 1.7 | |
| | | | | | | Square wave input | | 1.1 | 1.7 | mA |
| | | | | | VDD = 2.0 V | | Resonator connection | | 1.1 | 1.7 |

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. When high-speed on-chip oscillator clock is stopped.
- 3. When high-speed system clock is stopped
- 4. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: $V_{DD} = 2.7 \text{ V}$ to 5.5 V @1 MHz to 24 MHz $V_{DD} = 2.4 \text{ V}$ to 5.5 V @1 MHz to 16 MHz

LS(Low speed main) mode: $V_{DD} = 1.8 V$ to 5.5 V @1 MHz to 8 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$.



| Parameter | Symbol | Cond | Conditions | | HS (high-speed main) Mode | | LS (low-speed main) Mode | |
|--|---------------|---------------------------------------|--|----------------------------|---------------------------|----------------|-----------------------------|----|
| | | | | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time Note4 | t ксү2 | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | 20 MHz < fмск | 8/f мск | | - | | ns |
| | | | fмск ≤ 20 MHz | 6/fмск | | 6/fмск | | ns |
| | | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | 16 MHz < fмск | 8/fмск | | - | | ns |
| | | | fмск \leq 16 MHz | 6/fмск | | 6/fмск | | ns |
| | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | | 6/fмск | | 6/fмск | | ns |
| | | | | and 500 | | and 500 | | |
| | | $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ | | - | | 6/fмск | | ns |
| | | | | | | and 750 | | |
| SCKp high-/low-level | tкн2, | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | | tксү2/2-7 | | tксү2/2-7 | | ns |
| width | tĸ∟2 | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | tксү2/2-8 | | tксү2/2-8 | | ns |
| | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | | tксү2/2–18 | | tксү2/2-18 | | ns |
| | | $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ | | - | | tксү2/2-18 | | ns |
| SIp setup time (to SCKp↑) ^{Note 1} | tsik2 | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | 1/fмск + 20 | | 1/fмск + 30 | | ns |
| | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | | 1/fмск + 30 | | 1/fмск + 30 | | ns |
| | | $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ | | _ | | 1/fмск + 30 | | ns |
| SIp hold time (from SCKp↑) ^{№te 2} | tksi2 | | | 1/f _{мск} + 31 | | 1/fмск + 31 | | ns |
| Delay time from SCKp↓ to | tkso2 | C = 30 pF ^{Note4} | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | | 2/fмск + 44 | | 2/fмск + 110 | ns |
| SOp output Note 3 | | | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | | 2/fмск + 75 | | 2/fмск + 110 | ns |
| | | | $1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | | _ | | 2/fмск + 110 | ns |

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) ($T_A = -40$ to $+85^{\circ}$ C, 1.8 V $\leq V_{DD} \leq 5.5$ V, Vss = 0 V)

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- **Caution** Select the normal input buffer for the SIp and SCKp pins and the normal output mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).



| Parameter Symbol | | | Conditions | | | HS (high-speed main) Mode | | LS (low-speed main) Mode | |
|----------------------|--|--------------|---|---|--|---------------------------|------|--------------------------|------|
| | | | | | MIN. | MAX. | MIN. | MAX. | |
| Transfer | | Reception | $4.0~V \leq V_{\text{DD}} \leq$ | 5.5 V, | | fмск/6 | | fмск/6 | bps |
| rate ^{№te4} | | | $2.7~V \leq V_b \leq 4.0~V$ | | | Note1 | | Note1 | |
| | | | | Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note3}$ | | 4.0 | | 1.3 | Mbps |
| | | | $2.7 V \le V_{DD} <$ | 4.0 V, | | fмск/6 | | fмск/6 | bps |
| | | | $2.3~V \leq V_b \leq 2$ | 2.7 V | | Note1 | | Note1 | |
| | | | | Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note3}$ | | 4.0 | | 1.3 | Mbps |
| | | | $1.8 V \le V_{DD} <$ | 3.3 V, | | fмск/6 | | fмск/6 | bps |
| | | | $1.6~V \leq V_b \leq 2$ | 2.0 V | | Notes1, 2 | | Notes1, 2 | |
| | | | | | Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note3}$ | | 4.0 | | 1.3 |
| | | Transmission | $4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ | | | Note4 | | Note4 | bps |
| | | | $2.7~V \leq V_b \leq 4$ | | | | | | |
| | | | | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$ | | 2.8 Note5 | | 2.8 Note5 | Mbps |
| | | | $2.7 V \le V_{DD} <$ | 4.0 V, | | Note6 | | Note6 | bps |
| | | | $2.3~V \leq V_b \leq 2$ | 2.7 V, | | | | | |
| | | | | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V}$ | | 1.2 Note7 | | 1.2 Note7 | Mbps |
| | | | $1.8 V \le V_{DD} <$ | $1.8 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V},$ | | Notes | | Notes | bps |
| | | | $1.6~V \leq V_b \leq 2.0~V$ | | | 2, 8 | | 2, 8 | |
| | | | | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$ | | 0.43 Note9 | | 0.43 Note9 | Mbps |

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) ($T_A = -40$ to $+85^{\circ}$ C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- $\textbf{2.} \quad \textbf{Use it with } V_{\text{DD}} \geq V_{\text{b}}.$
- 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are: HS (high-speed main) mode: 24 MHz (2.7 V \leq V_{DD} \leq 5.5 V)

16 MHz (2.4 V
$$\leq$$
 V_{DD} \leq 5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V \leq V_DD \leq 5.5 V)

4. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq V_DD \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =

$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =

 $\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}$ $(\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits} \times 100 [\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.



- 5. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.
- 6. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq V_DD < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-Cb \times Rb \times ln (1 - \frac{2.0}{Vb})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =

 $\begin{array}{c} \displaystyle \frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \\ \hline \\ \displaystyle (\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits} \end{array} \times 100 \ [\%]$ * This value is the theoretical value of the relative difference between the transmission and reception sides.

- 7. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- 8. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq V_DD < 3.3 V, 1.6 V \leq V_b \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =

$$\frac{1}{\text{ransfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}$$

$$\frac{1}{(1 - \frac{1.5}{V_b})} \times 100 \,[\%]$$
Transfer rate

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 9. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 8 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDg pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and V_{IL}, see the DC characteristics with TTL input buffer selected.





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)









CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

Remark p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)



| LVD | detection volt | age of | interrupt | & I | reset | mode |
|-----|----------------|--------|----------------|-----|-------|------|
| (T | 10 to 195°C | Vara / | V_{22} < 5.5 | v | Vac - | 0 V/ |

| Parameter | Symbol | | <u>Conc</u> | litions | MIN. | TYP. | MAX. | Unit |
|---------------------|--------|--------|------------------------------|------------------------------|--|------|------|------|
| Interrupt and reset | VLVDB0 | VPOC2, | VPOC1, VPOC0 = 0, 0, 1, fall | ing reset voltage | 1.80 | 1.84 | 1.87 | V |
| mode | VLVDB1 | | LVIS1, LVIS0 = 1, 0 | Rising reset release voltage | 1.94 | 1.98 | 2.02 | V |
| | | | | Falling interrupt voltage | 1.90 | 1.94 | 1.98 | v |
| | VLVDB2 | | LVIS1, LVIS0 = 0, 1 | Rising reset release voltage | 2.05 | 2.09 | 2.13 | V |
| | | | | Falling interrupt voltage | 2.00 | 2.04 | 2.08 | V |
| | VLVDB3 | | LVIS1, LVIS0 = 0, 0 | Rising reset release voltage | 3.07 | 3.13 | 3.19 | V |
| | | | | Falling interrupt voltage | 3.00 | 3.06 | 3.12 | V |
| VLVDC0 | | VPOC2, | VPOC1, VPOC0 = 0, 1, 0, fall | ing reset voltage | MIN. TYP. MAX. L 1.80 1.84 1.87 1 1.94 1.98 2.02 1 1.90 1.94 1.98 2.02 1 2.05 2.09 2.13 1 1 2.00 2.04 2.08 1 1 3.07 3.13 3.19 1 1 3.00 3.06 3.12 1 1 2.40 2.45 2.50 1 1 1 2.66 2.61 2.66 1 1 1 2.60 2.55 2.60 1 1 1 2.66 2.71 2.76 1 1 1 2.60 2.65 2.70 1 1 1 3.68 3.75 3.82 1 1 1 2.70 2.75 2.81 1 1 1 2.86 2.92 2.97 1 1 | | | V |
| | VLVDC1 | | LVIS1, LVIS0 = 1, 0 | Rising reset release voltage | 2.56 | 2.61 | 2.66 | V |
| | | | | Falling interrupt voltage | 2.50 | 2.55 | 2.60 | V |
| | VLVDC2 | | LVIS1, LVIS0 = 0, 1 | Rising reset release voltage | 2.66 | 2.71 | 2.76 | V |
| | | | | Falling interrupt voltage | 2.60 | 2.65 | 2.70 | v |
| | VLVDC3 | | LVIS1, LVIS0 = 0, 0 | Rising reset release voltage | 3.68 | 3.75 | 3.82 | v |
| | | | | Falling interrupt voltage | 3.60 | 3.67 | 3.74 | V |
| | VLVDD0 | VPOC2, | VPOC1, VPOC1 = 0, 1, 1, fall | ing reset voltage | 2.70 | 2.75 | 2.81 | V |
| | VLVDD1 | | LVIS1, LVIS0 = 1, 0 | Rising reset release voltage | 2.86 | 2.92 | 2.97 | V |
| | | | | Falling interrupt voltage | 2.80 | 2.86 | 2.91 | V |
| | VLVDD2 | | LVIS1, LVIS0 = 0, 1 | Rising reset release voltage | 2.96 | 3.02 | 3.08 | v |
| | | | | Falling interrupt voltage | 2.90 | 2.96 | 3.02 | v |
| | VLVDD3 | | LVIS1, LVIS0 = 0, 0 | Rising reset release voltage | 3.98 | 4.06 | 4.14 | V |
| | | | | Falling interrupt voltage | 3.90 | 3.98 | 4.06 | v |

2.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, \text{ Vss} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|--------|------------|------|------|------|------|
| Power supply voltage rising slope | SVDD | | | | 54 | V/ms |

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 28.4 AC Characteristics.



| | | | | | | | (=,=) |
|---------------------------------------|--------|---|---|------|------|----------------|-------|
| Parameter | Symbol | Conditions | T | MIN. | TYP. | MAX. | Unit |
| Output current, low ^{Note 1} | Iol1 | 20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42 | | | | 8.5 Note 2 | mA |
| | | 30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147 | | | | | |
| | | Per pin for P60, P61 | | | | 15.0 Note 2 | mA |
| | | 20-, 24-pin products: | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | | | 25.5 | mA |
| | | Total of P40 to P42 | $2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$ | | | 9.0 | mA |
| | | 30-pin products: Total of P00, P01, P40, P120 (When duty $\leq 70\%^{\text{Note 3}}$) | $2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$ | | | 1.8 | mA |
| | | 20-, 24-pin products: | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ | | | 40.0 | mA |
| | | Total of P00 to P03 ^{Note 4} , P10 to P14, P60, P61 | $2.7~V \leq V_{\text{DD}} < 4.0~V$ | | | 27.0 | mA |
| | | 30-pin products: Total of P10 to P17, P30, P31, P50, P51, P60, P61, P147 (When duty \leq 70% ^{Note 3}) | $2.4 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$ | | | 5.4 | mA |
| | | Total of all pins (When duty $\leq 70\%^{Note 3}$) | | | | 65.5 | mA |
| | IOL2 | Per pin for P20 to P23 | | | | 0.4 | mA |
| | | Total of all pins | | | | 1.6 | mA |

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

2. However, do not exceed the total current value.

3. The output current value under conditions where the duty factor \leq 70%.

If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).

• Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and I_{OL} = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- **4.** 24-pin products only.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(0/4)

3.3.2 Supply current characteristics

(1) 20-, 24-pin products

| | , | | | | | | | | | |
|---------------------------|--------|-----------|------------------------------|--|-------------------------|-------------------------|------|------|------|------|
| Parameter | Symbol | | | Conditions | | | MIN. | TYP. | MAX. | Unit |
| Supply | IDD1 | Operating | HS (High-speed | $f_{H} = 24 \text{ MHz}^{Note 3}$ | Basic | $V_{DD} = 5.0 V$ | | 1.5 | | mA |
| current ^{Note 1} | | mode | main) mode ^{Note 4} | | operation | V _{DD} = 3.0 V | | 1.5 | | |
| | | | | | Normal | V _{DD} = 5.0 V | | 3.3 | 5.3 | mA |
| | | | | | operation | V _{DD} = 3.0 V | | 3.3 | 5.3 | |
| | | | | f⊩ = 16 MHz ^{Note 3} | | V _{DD} = 5.0 V | | 2.5 | 3.9 | mA |
| | | | | | V _{DD} = 3.0 V | | 2.5 | 3.9 | | |
| | | | | $f_{MX} = 20 \text{ MHz}^{Note 2},$ | | Square wave input | | 2.8 | 4.7 | mA |
| | | | | $V_{DD} = 5.0 V$ | | Resonator connection | | 3.0 | 4.8 | |
| | | | | $f_{MX} = 20 \text{ MHz}^{Note 2},$ | | Square wave input | | 2.8 | 4.7 | mA |
| | | | | $V_{DD} = 3.0 V$ | | Resonator connection | | 3.0 | 4.8 | |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 2},$ | | Square wave input | | 1.8 | 2.8 | mA |
| | | | | $V_{DD} = 5.0 V$ | | Resonator connection | | 1.8 | 2.8 | |
| | | | | $f_{\text{MX}} = 10 \; MHz^{\text{Note 2}},$ |] | Square wave input | | 1.8 | 2.8 | mA |
| | | | | $V_{\text{DD}} = 3.0 \text{ V}$ | | Resonator connection | | 1.8 | 2.8 | |

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. When high-speed on-chip oscillator clock is stopped.
- **3.** When high-speed system clock is stopped
- 4. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: $V_{DD} = 2.7$ V to 5.5 V @1 MHz to 24 MHz V_{DD} = 2.4 V to 5.5 V @1 MHz to 16 MHz

- **Remarks 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$.



(1/2)

Minimum Instruction Execution Time during Main System Clock Operation



AC Timing Test Point



External Main System Clock Timing





| Parameter | Symbol | | Cor | nditions | HS (high-s Mc | peed main) ode | Unit |
|-----------------------------------|--------|--|--|---|-------------------|-------------------|------|
| | | | | | MIN. | MAX. | |
| Transfer rate ^{Note4} | | Reception | $\begin{array}{c} 4.0 \ V \leq V_{DD} \leq 5 \\ 2.7 \ V \leq V_b \leq 4.0 \end{array}$ | .5 V,) V | | fмск/12 Note 1 | bps |
| | | | | Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$ | | 2.0 | Mbps |
| | | | $\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4 \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \end{array}$ | .0 V, 7 V | | fмск/12 Note 1 | bps |
| | | | | Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$ | | 2.0 | Mbps |
| | | $\begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_{b} \leq 2.0 \ V \end{array}$ | | | fмск/12 Note 1 | bps | |
| | | | | Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}{}^{Note \; 2}$ | | 2.0 | Mbps |
| | | Transmission | $\begin{array}{c} 4.0 \ V \leq V_{\text{DD}} \leq 5 \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \end{array}$ | .5 V,) V | | Note 3 | bps |
| | | | | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 1.4 \text{ k} \Omega, V_b = 2.7 \text{ V}$ | | 2.0 Note 4 | Mbps |
| | | | $\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4 \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \end{array}$ | .0 V, 7 V, | | Note 5 | bps |
| | | | | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, \text{R}_b = 2.7 \text{k} \Omega, \text{V}_b = 2.3 \text{ V}$ | | 1.2 Note 6 | Mbps |
| | | $\label{eq:VDD} \hline 2.4 \ V \le V_{DD} < 3. \\ 1.6 \ V \le V_b \le 2.0 \\ \hline$ | | .3 V,) V | | Notes 2, 7 | bps |
| | | | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$ | | 0.43 Note 8 | Mbps | |

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

 $(T_A = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V \leq V_{DD} \leq 5.5 V) 16 MHz (2.4 V \leq V_{DD} \leq 5.5 V)

3. The smaller maximum transfer rate derived by using fMCK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq V_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =

$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | Unit |
|--|--------|---|---------------------------|------|------|
| | | | MIN. | MAX. | |
| SIp setup time (to SCKp↓) _{Note} | tsıкı | $\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 1.4 \ k\Omega \end{array}$ | 88 | | ns |
| | | $\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$ | 88 | | ns |
| | | $\begin{array}{l} 2.4 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 5.5 \ k\Omega \end{array}$ | 220 | | ns |
| SIp hold time (from SCKp↓) ^{№te} | tksii | $\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 1.4 \ k\Omega \end{array}$ | 38 | | ns |
| | | $\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$ | 38 | | ns |
| | | $\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 5.5 \ k\Omega \end{array}$ | 38 | | ns |
| Delay time from SCKp↑ to SOp output ^{Note} | tkso1 | $\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 1.4 \ k\Omega \end{array}$ | | 50 | ns |
| | | $\label{eq:VDD} \begin{split} 2.7 \ V &\leq V_{\text{DD}} < 4.0 \ \text{V}, \ 2.3 \ \text{V} \leq V_{\text{b}} \leq 2.7 \ \text{V}, \\ C_{\text{b}} &= 30 \ \text{pF}, \ R_{\text{b}} = 2.7 \ \text{k}\Omega \end{split}$ | | 50 | ns |
| | | $\label{eq:VDD} \begin{split} 2.4 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 5.5 \ k\Omega \end{split}$ | | 50 | ns |

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Note When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R_b [Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b [F]: Communication line (SCKp, SOp) load capacitance, V_b [V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)

CSI mode connection diagram (during communication at different potential)





| Parameter | Symbol | Conditions | HS (high-s Mo | Unit | |
|-------------------------------|---------|---|--|----------------------|-----|
| | | | MIN. | MAX. | |
| SCLr clock frequency | fsc∟ | $\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$ | | 100 ^{Note1} | kHz |
| | | $\label{eq:VD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 100 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$ | | 100 ^{Note1} | kHz |
| | | $\label{eq:VD} \begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$ | | 100 ^{Note1} | kHz |
| Hold time when SCLr = "L" | t∟ow | $\begin{array}{l} \mbox{4.0 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V}, \ 2.7 \ \text{V} \leq V_{\text{b}} \leq 4.0 \ \text{V}, \\ \mbox{C}_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 2.8 \ \text{k}\Omega \end{array}$ | 4600 | | ns |
| | | $\label{eq:VD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 100 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$ | 4600 | | ns |
| | | $\begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$ | 4650 | | ns |
| Hold time when SCLr = "H" | tніgн | $\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; V, \\ C_{\text{b}} = 100 \; p\text{F}, \; R_{\text{b}} = 2.8 \; \text{k}\Omega \end{array}$ | 2700 | | ns |
| | | $\label{eq:VD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 100 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$ | 2400 | | ns |
| | | $\begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$ | 1830 | | ns |
| Data setup time (reception) | tsu:dat | $\begin{array}{l} \label{eq:VDD} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; V, \\ C_{\text{b}} = 100 \; pF, \; R_{\text{b}} = 2.8 \; k\Omega \end{array}$ | 1/f _{MCK} + 760 ^{Note3} | | ns |
| | | $\label{eq:VD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 100 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$ | 1/fмск + 760 ^{Note3} | | ns |
| | | $\label{eq:VD} \begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$ | 1/fмск + 570 ^{Note3} | | ns |
| Data hold time (transmission) | thd:dat | $\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; V, \\ C_{\text{b}} = 100 \; pF, \; R_{\text{b}} = 2.8 \; k\Omega \end{array}$ | 0 | 1420 | ns |
| | | $\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$ | 0 | 1420 | ns |
| | | $\label{eq:VD} \begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$ | 0 | 1215 | ns |

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified l^2C mode)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Notes 1. The value must also be equal to or less than $f_{MCK}/4$.

2. Set tsu:DAT so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".

- Cautions 1. Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance) mode for the SCLr pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
 - 2. IIC01 and IIC11 cannot communicate at different potential.

(Remarks are listed on the next page.)



3.9 Dedicated Flash Memory Programmer Communication (UART)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit | | | |
|---------------|--------|---------------------------|---------|------|-----------|------|--|--|--|
| Transfer rate | | During serial programming | 115,200 | | 1,000,000 | bps | | | |

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

3.10 Timing of Entry to Flash Memory Programming Modes

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---------|--|------|------|------|------|
| Time to complete the communication for the initial setting after the external reset is released | tsuinit | POR and LVD reset are released before external release | | | 100 | ms |
| Time to release the external reset after the TOOL0 pin is set to the low level | tsu | POR and LVD reset are released before external release | 10 | | | μS |
| Time to hold the TOOL0 pin at the low level after the external reset is released | tнo | POR and LVD reset are released before external release | 1 | | | ms |
| (excluding the processing time of the firmware to control the flash memory) | | | | | | |



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
 - $t_{\text{su:}}$ Time to release the external reset after the TOOL0 pin is set to the low level
 - the: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



4.2 24-pin products

R5F1027AANA, R5F10279ANA, R5F10278ANA, R5F10277ANA R5F1037AANA, R5F10379ANA, R5F10378ANA, R5F10377ANA R5F1027ADNA, R5F10279DNA, R5F10278DNA, R5F10277DNA R5F1037ADNA, R5F10379DNA, R5F10378DNA, R5F10377DNA R5F1027AGNA, R5F10279GNA, R5F10278GNA, R5F10277GNA

<R>

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-HWQFN24-4x4-0.50 | PWQN0024KE-A | P24K8-50-CAB-1 | 0.04 |

S



(UNIT:mm) DIMENSIONS ITEM D $4.00\pm\!0.05$ Е 4.00 ± 0.05 А 0.75±0.05 0.25 + 0.05 - 0.07b 0.50 е Lp $0.40\pm\!0.10$ х 0.05 у 0.05

| | ITEM | | | D2 | | | | |
|----------------|------------------------------|---|------|------|------|------|------|------|
| | | | | NOM | MAX | MIN | NOM | MAX |
| E) DI V/ | KPOSED E PAD ARIATIONS | A | 2.45 | 2.50 | 2.55 | 2.45 | 2.50 | 2.55 |

DETAIL OF (A) PART

©2012 Renesas Electronics Corporation. All rights reserved.



<R>

4.3 30-pin products

R5F102AAASP, R5F102A9ASP, R5F102A8ASP, R5F102A7ASP R5F103AAASP, R5F103A9ASP, R5F103A8ASP, R5F103A7ASP R5F102AADSP, R5F102A9DSP, R5F102A8DSP, R5F102A7DSP R5F103AADSP, R5F103A9DSP, R5F103A8DSP, R5F103A7DSP R5F102AAGSP, R5F102A9GSP, R5F102A8GSP, R5F102A7GSP

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LSSOP30-0300-0.65 | PLSP0030JB-B | S30MC-65-5A4-3 | 0.18 |



NOTE

DI⊕

MM

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | |
|------|------------------------|--|
| А | 9.85±0.15 | |
| В | 0.45 MAX. | |
| С | 0.65 (T.P.) | |
| D | $0.24^{+0.08}_{-0.07}$ | |
| Е | 0.1±0.05 | |
| F | 1.3±0.1 | |
| G | 1.2 | |
| Н | 8.1±0.2 | |
| I | 6.1±0.2 | |
| J | 1.0±0.2 | |
| К | 0.17±0.03 | |
| L | 0.5 | |
| М | 0.13 | |
| Ν | 0.10 | |
| Р | 3° ^{+5°} _3° | |
| Т | 0.25 | |
| U | 0.6±0.15 | |
| | | |

J

©2012 Renesas Electronics Corporation. All rights reserved.



Κ