



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	14
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1026agsp-x5">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1026agsp-x5</a>

## ○ ROM, RAM capacities

Code flash	Data flash	RAM	20 pins	24 pins	30 pins
16 KB	2 KB	2 KB	—	—	R5F102AA
	—		—	—	R5F103AA
	2 KB	1.5 KB	R5F1026A <sup>Note 1</sup>	R5F1027A <sup>Note 1</sup>	—
	—		R5F1036A <sup>Note 1</sup>	R5F1037A <sup>Note 1</sup>	—
12 KB	2KB	1 KB	R5F10269 <sup>Note 1</sup>	R5F10279 <sup>Note 1</sup>	R5F102A9
	—		R5F10369 <sup>Note 1</sup>	R5F10379 <sup>Note 1</sup>	R5F103A9
8 KB	2 KB	768 B	R5F10268 <sup>Note 1</sup>	R5F10278 <sup>Note 1</sup>	R5F102A8
	—		R5F10368 <sup>Note 1</sup>	R5F10378 <sup>Note 1</sup>	R5F103A8
4 KB	2KB	512 B	R5F10267	R5F10277	R5F102A7
	—		R5F10367	R5F10377	R5F103A7
2 KB	2 KB	256 B	R5F10266 <sup>Note 2</sup>	—	—
	—		R5F10366 <sup>Note 2</sup>	—	—


**Notes** 1. This is 640 bytes when the self-programming function or data flash function is used. (For details, see **CHAPTER 3 CPU ARCHITECTURE**.)

2. The self-programming function cannot be used for R5F10266 and R5F10366.

**Caution** When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.

## 1.4.2 24-pin products

- <R> • 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)



**Note** Provided only in the R5F102 products.



**Remarks 1.** For pin identification, see **1.5 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)**.
3. It is recommended to connect an exposed die pad to Vss.

**( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )****(4/4)**


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, low	$V_{OL1}$	20-, 24-pin products: P00 to P03 <sup>Note</sup> , P10 to P14, P40 to P42  30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 20.0\text{ mA}$			1.3	V
			$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 8.5\text{ mA}$			0.7	V
			$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 3.0\text{ mA}$			0.6	V
			$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 1.5\text{ mA}$			0.4	V
			$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 0.6\text{ mA}$			0.4	V
	$V_{OL2}$	P20 to P23	$I_{OL2} = 400\text{ }\mu\text{A}$			0.4	V
	$V_{OL3}$	P60, P61	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 15.0\text{ mA}$			2.0	V
			$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 5.0\text{ mA}$			0.4	V
			$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 3.0\text{ mA}$			0.4	V
			$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 2.0\text{ mA}$			0.4	V
Input leakage current, high	$I_{LIH1}$	Other than P121, P122	$V_I = V_{DD}$			1	$\mu\text{A}$
	$I_{LIH2}$	P121, P122 (X1, X2/EXCLK)	$V_I = V_{DD}$ Input port or external clock input			1	$\mu\text{A}$
			When resonator connected			10	$\mu\text{A}$
Input leakage current, low	$I_{LIL1}$	Other than P121, P122	$V_I = V_{SS}$			-1	$\mu\text{A}$
	$I_{LIL2}$	P121, P122 (X1, X2/EXCLK)	$V_I = V_{SS}$ Input port or external clock input			-1	$\mu\text{A}$
			When resonator connected			-10	$\mu\text{A}$
On-chip pull-up resistance	$R_U$	20-, 24-pin products: P00 to P03 <sup>Note</sup> , P10 to P14, P40 to P42, P125, RESET  30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147	$V_I = V_{SS}$ , input port	10	20	100	$\text{k}\Omega$

**Note** 24-pin products only.**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Minimum Instruction Execution Time during Main System Clock Operation**

## 2.5 Peripheral Functions Characteristics

### AC Timing Test Point



### 2.5.1 Serial array unit

#### (1) During communication at same potential (UART mode)

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
Transfer rate				$f_{MCK}/6$		$f_{MCK}/6$	bps
Note 1		Theoretical value of the maximum transfer rate $f_{CLK} = f_{MCK}$ <sup>Note2</sup>		4.0		1.3	Mbps

**Notes** 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock ( $f_{CLK}$ ) are:


HS (high-speed main) mode: 24 MHz ( $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ )

16 MHz ( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ )


LS (low-speed main) mode: 8 MHz ( $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ )

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### UART mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)



**Remarks** 1. q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

2.  $f_{MCK}$ : Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register m (SPSM) and the CKSMn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

**(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)****(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t <sub>KCY1</sub>	t <sub>KCY1</sub> ≥ 4/f <sub>CLK</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	167		500		ns
			2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V	250		500		ns
			1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	–		500		ns
SCKp high-/low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V		t <sub>KCY1</sub> /2–12		t <sub>KCY1</sub> /2–50		ns
		2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		t <sub>KCY1</sub> /2–18		t <sub>KCY1</sub> /2–50		ns
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		t <sub>KCY1</sub> /2–38		t <sub>KCY1</sub> /2–50		ns
		1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V		–		t <sub>KCY1</sub> /2–50		ns
Slp setup time (to SCKp↑) <small>Note 1</small>	t <sub>SIK1</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V		44		110		ns
		2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		44		110		ns
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		75		110		ns
		1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V		–		110		ns
Slp hold time (from SCKp↑) <small>Note 2</small>	t <sub>SH1</sub>			19		19		ns
Delay time from SCKp↓ to SOp output <small>Note 3</small>	t <sub>KSO1</sub>	C = 30 pF <small>Note 4</small>			25		25	ns

- Notes**
1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

- Remarks**
1. p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: “1, 3” is only for the R5F102 products)
  2. f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: “1, 3” is only for the R5F102 products.))

**(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)**  
**(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time <sup>Note 1</sup>	t <sub>KCY2</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V	20 MHz < f <sub>MCK</sub> ≤ 24 MHz	12/f <sub>MCK</sub>		—		ns
			8 MHz < f <sub>MCK</sub> ≤ 20 MHz	10/f <sub>MCK</sub>		—		ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	8/f <sub>MCK</sub>		16/f <sub>MCK</sub>		ns
			f <sub>MCK</sub> ≤ 4 MHz	6/f <sub>MCK</sub>		10/f <sub>MCK</sub>		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V	20 MHz < f <sub>MCK</sub> ≤ 24 MHz	16/f <sub>MCK</sub>		—		ns
			16 MHz < f <sub>MCK</sub> ≤ 20 MHz	14/f <sub>MCK</sub>		—		ns
			8 MHz < f <sub>MCK</sub> ≤ 16 MHz	12/f <sub>MCK</sub>		—		ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	8/f <sub>MCK</sub>		16/f <sub>MCK</sub>		ns
			f <sub>MCK</sub> ≤ 4 MHz	6/f <sub>MCK</sub>		10/f <sub>MCK</sub>		ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup>	20 MHz < f <sub>MCK</sub> ≤ 24 MHz	36/f <sub>MCK</sub>		—		ns
			16 MHz < f <sub>MCK</sub> ≤ 20 MHz	32/f <sub>MCK</sub>		—		ns
			8 MHz < f <sub>MCK</sub> ≤ 16 MHz	26/f <sub>MCK</sub>		—		ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	16/f <sub>MCK</sub>		16/f <sub>MCK</sub>		ns
			f <sub>MCK</sub> ≤ 4 MHz	10/f <sub>MCK</sub>		10/f <sub>MCK</sub>		ns
SCKp high-/low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V		t <sub>KCY2</sub> /2 - 12		t <sub>KCY2</sub> /2 - 50		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V		t <sub>KCY2</sub> /2 - 18		t <sub>KCY2</sub> /2 - 50		ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup>		t <sub>KCY2</sub> /2 - 50		t <sub>KCY2</sub> /2 - 50		ns
Slp setup time (to SCKp↑) <sup>Note 3</sup>	t <sub>SIK2</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>DD</sub> ≤ 4.0 V		1/f <sub>MCK</sub> + 20		1/f <sub>MCK</sub> + 30		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V		1/f <sub>MCK</sub> + 20		1/f <sub>MCK</sub> + 30		ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>DD</sub> ≤ 2.0 V <sup>Note 2</sup>		1/f <sub>MCK</sub> + 30		1/f <sub>MCK</sub> + 30		ns
Slp hold time (from SCKp↑) <sup>Note 4</sup>	t <sub>KSI2</sub>			1/f <sub>MCK</sub> + 31		1/f <sub>MCK</sub> + 31		ns
Delay time from SCKp↓ to SOP output <sup>Note 5</sup>	t <sub>KSO2</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ			2/f <sub>MCK</sub> + 120		2/f <sub>MCK</sub> + 573	ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ			2/f <sub>MCK</sub> + 214		2/f <sub>MCK</sub> + 573	ns
		1.8 V ≤ V <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ			2/f <sub>MCK</sub> + 573		2/f <sub>MCK</sub> + 573	ns



- Notes**
1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
  2. Use it with V<sub>DD</sub> ≥ V<sub>b</sub>.
  3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOP output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Cautions**

1. Select the TTL input buffer for the Slp and SCKp pins and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SOP pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).  
**For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.**

2. CSI01 and CSI11 cannot communicate at different potential.



**Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)**

- Remarks**
1.  $R_b$  [ $\Omega$ ]: Communication line (SDAr, SCLr) pull-up resistance,  $C_b$  [F]: Communication line (SDAr, SCLr) load capacitance,  $V_b$  [V]: Communication line voltage
  2.  $r$ : IIC Number ( $r = 00, 20$ )
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register  $m$  (SPS $m$ ) and the CKS $mn$  bit of serial mode register  $mn$  (SMR $mn$ ).  
 $m$ : Unit number ( $m = 0, 1$ ),  $n$ : Channel number ( $n = 0$ ))
  4. Simplified I<sup>2</sup>C mode is supported only by the R5F102 products.

- Notes**
1. Excludes quantization error ( $\pm 1/2$  LSB).
  2. This value is indicated as a ratio (%FSR) to the full-scale value.
  3. When  $AV_{REFP} < V_{DD}$ , the MAX. values are as follows.  
 Overall error: Add  $\pm 1.0$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .  
 Zero-scale error/Full-scale error: Add  $\pm 0.05\%$ FSR to the MAX. value when  $AV_{REFP} = V_{DD}$ .  
 Integral linearity error/ Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .
  4. Values when the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).
  5. Refer to **28.6.2 Temperature sensor/internal reference voltage characteristics**.

(2) When reference voltage (+) =  $AV_{REFP}/ANI0$  (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) =  $AV_{REFM}/ANI1$  (ADREFM = 1), target pin: ANI16 to ANI22

(T<sub>A</sub> = -40 to +85°C, 1.8 V  $\leq$   $AV_{REFP} \leq V_{DD} \leq 5.5$  V, V<sub>SS</sub> = 0 V, Reference voltage (+) =  $AV_{REFP}$ , Reference voltage (-) =  $AV_{REFM} = 0$  V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	R <sub>ES</sub>			8		10	bit
Overall error <sup>Note 1</sup>	A <sub>INL</sub>	10-bit resolution $AV_{REFP} = V_{DD}$ <sup>Note 3</sup>			1.2	$\pm 5.0$	LSB
					1.2	$\pm 8.5$ <sup>Note 4</sup>	LSB
Conversion time	t <sub>CONV</sub>	10-bit resolution Target ANI pin: ANI16 to ANI22	3.6 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	2.125		39	$\mu$ s
			2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	3.1875		39	$\mu$ s
			1.8 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	17		39	$\mu$ s
				57		95	$\mu$ s
Zero-scale error <sup>Notes 1, 2</sup>	E <sub>ZS</sub>	10-bit resolution $AV_{REFP} = V_{DD}$ <sup>Note 3</sup>				$\pm 0.35$	%FSR
						$\pm 0.60$ <sup>Note 4</sup>	%FSR
Full-scale error <sup>Notes 1, 2</sup>	E <sub>FS</sub>	10-bit resolution $AV_{REFP} = V_{DD}$ <sup>Note 3</sup>				$\pm 0.35$	%FSR
						$\pm 0.60$ <sup>Note 4</sup>	%FSR
Integral linearity error <sup>Note 1</sup>	I <sub>LE</sub>	10-bit resolution $AV_{REFP} = V_{DD}$ <sup>Note 3</sup>				$\pm 3.5$	LSB
						$\pm 6.0$ <sup>Note 4</sup>	LSB
Differential linearity error <sup>Note 1</sup>	D <sub>LE</sub>	10-bit resolution $AV_{REFP} = V_{DD}$ <sup>Note 3</sup>				$\pm 2.0$	LSB
						$\pm 2.5$ <sup>Note 4</sup>	LSB
Analog input voltage	V <sub>AIN</sub>	ANI16 to ANI22		0		$AV_{REFP}$ and V <sub>DD</sub>	V

- Notes**
1. Excludes quantization error ( $\pm 1/2$  LSB).
  2. This value is indicated as a ratio (%FSR) to the full-scale value.
  3. When  $AV_{REFP} \leq V_{DD}$ , the MAX. values are as follows.  
 Overall error: Add  $\pm 4.0$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .  
 Zero-scale error/Full-scale error: Add  $\pm 0.20\%$ FSR to the MAX. value when  $AV_{REFP} = V_{DD}$ .  
 Integral linearity error/ Differential linearity error: Add  $\pm 2.0$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .
  4. When the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV<sub>REFM</sub> (ADREFM = 1), target pin: ANI0, ANI2, ANI3, and ANI16 to ANI22

(T<sub>A</sub> = -40 to +85°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V, Reference voltage (+) = V<sub>BGR</sub><sup>Note 3</sup>, Reference voltage (-) = AV<sub>REFM</sub>  
<sup>Note 4</sup> = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		8			bit
Conversion time	t <sub>CONV</sub>	8-bit resolution	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	EZS	8-bit resolution			±0.60	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	8-bit resolution			±2.0	LSB
Differential linearity error <sup>Note 1</sup>	DLE	8-bit resolution			±1.0	LSB
Analog input voltage	V <sub>AIN</sub>		0		V <sub>BGR</sub> <sup>Note 3</sup>	V

**Notes** 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to **28.6.2 Temperature sensor/internal reference voltage characteristics**.

4. When reference voltage (-) = V<sub>SS</sub>, the MAX. values are as follows.

Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

**LVD detection voltage of interrupt & reset mode****( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{PDR} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	V <sub>LVD0</sub>	V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 0, 1, falling reset voltage		1.80	1.84	1.87	V
	V <sub>LVD1</sub>	LVIS1, LVIS0 = 1, 0	Rising reset release voltage	1.94	1.98	2.02	V
			Falling interrupt voltage	1.90	1.94	1.98	V
	V <sub>LVD2</sub>	LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.05	2.09	2.13	V
			Falling interrupt voltage	2.00	2.04	2.08	V
	V <sub>LVD3</sub>	LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.07	3.13	3.19	V
			Falling interrupt voltage	3.00	3.06	3.12	V
	V <sub>LVD0</sub>	V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 1, 0, falling reset voltage		2.40	2.45	2.50	V
	V <sub>LVD1</sub>	LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.56	2.61	2.66	V
			Falling interrupt voltage	2.50	2.55	2.60	V
	V <sub>LVD2</sub>	LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.66	2.71	2.76	V
			Falling interrupt voltage	2.60	2.65	2.70	V
	V <sub>LVD3</sub>	LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.68	3.75	3.82	V
			Falling interrupt voltage	3.60	3.67	3.74	V
	V <sub>LVD0</sub>	V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 1, 1, falling reset voltage		2.70	2.75	2.81	V
	V <sub>LVD1</sub>	LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.86	2.92	2.97	V
			Falling interrupt voltage	2.80	2.86	2.91	V
	V <sub>LVD2</sub>	LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.96	3.02	3.08	V
			Falling interrupt voltage	2.90	2.96	3.02	V
	V <sub>LVD3</sub>	LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.98	4.06	4.14	V
			Falling interrupt voltage	3.90	3.98	4.06	V

**2.6.5 Power supply voltage rising slope characteristics****( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	S <sub>VDD</sub>				54	V/ms

**Caution** Make sure to keep the internal reset state by the LVD circuit or an external reset until V<sub>DD</sub> reaches the operating voltage range shown in 28.4 AC Characteristics.

## 3.1 Absolute Maximum Ratings

Absolute Maximum Ratings ( $T_A = 25^{\circ}\text{C}$ )

Parameter	Symbols	Conditions		Ratings	Unit
Supply Voltage	$V_{DD}$			$-0.5$ to $+6.5$	V
REGC terminal input voltage <sup>Note 1</sup>	$V_{IREGC}$	REGC		$-0.3$ to $+2.8$ and $-0.3$ to $V_{DD} + 0.3$ <sup>Note 2</sup>	V
Input Voltage	$V_{I1}$	Other than P60, P61		$-0.3$ to $V_{DD} + 0.3$ <sup>Note 3</sup>	V
	$V_{I2}$	P60, P61 (N-ch open drain)		$-0.3$ to $6.5$	V
Output Voltage	$V_O$			$-0.3$ to $V_{DD} + 0.3$ <sup>Note 3</sup>	V
Analog input voltage	$V_{AI}$	20, 24-pin products: ANI0 to ANI3, ANI16 to ANI22 30-pin products: ANI0 to ANI3, ANI16 to ANI19		$-0.3$ to $V_{DD} + 0.3$ and $-0.3$ to $AVREF(+)+0.3$ <sup>Notes 3, 4</sup>	V
Output current, high	$I_{OH1}$	Per pin	Other than P20 to P23	$-40$	mA
		Total of all pins	All the terminals other than P20 to P23	$-170$	mA
			20-, 24-pin products: P40 to P42 30-pin products: P00, P01, P40, P120	$-70$	mA
			20-, 24-pin products: P00 to P03 <sup>Note 5</sup> , P10 to P14 30-pin products: P10 to P17, P30, P31, P50, P51, P147	$-100$	mA
	$I_{OH2}$	Per pin	P20 to P23	$-0.5$	mA
		Total of all pins		$-2$	mA
Output current, low	$I_{OL1}$	Per pin	Other than P20 to P23	$40$	mA
		Total of all pins	All the terminals other than P20 to P23	$170$	mA
			20-, 24-pin products: P40 to P42 30-pin products: P00, P01, P40, P120	$70$	mA
			20-, 24-pin products: P00 to P03 <sup>Note 5</sup> , P10 to P14, P60, P61 30-pin products: P10 to P17, P30, P31, P50, P51, P60, P61, P147	$100$	mA
	$I_{OL2}$	Per pin	P20 to P23	$1$	mA
		Total of all pins		$5$	mA
Operating ambient temperature	$T_A$			$-40$ to $+105$	$^{\circ}\text{C}$
Storage temperature	$T_{stg}$			$-65$ to $+150$	$^{\circ}\text{C}$

**Notes** 1. 30-pin product only.

2. Connect the REGC pin to  $V_{SS}$  via a capacitor (0.47 to 1  $\mu\text{F}$ ). This value determines the absolute maximum rating of the REGC pin. Do not use it with voltage applied.

3. Must be 6.5 V or lower.

4. Do not exceed  $AVREF(+) + 0.3$  V in case of A/D conversion target pin.

5. 24-pin products only.

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remarks** 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.  $AVREF(+)$  : + side reference voltage of the A/D converter.

3.  $V_{SS}$  : Reference voltage

## (1) 20-, 24-pin products

 $(T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V})$ 

(2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current <sup>Note 1</sup>	I <sub>DD2</sub> <sup>Note 2</sup>	HALT mode	HS (High-speed main) mode <sup>Note 6</sup>	f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		440	2230	μA	
					V <sub>DD</sub> = 3.0 V		440	2230		
				f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		400	1650	μA	
					V <sub>DD</sub> = 3.0 V		400	1650		
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V	Square wave input		280	1900	μA	
					Resonator connection		450	2000		
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input		280	1900	μA	
					Resonator connection		450	2000		
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V	Square wave input		190	1010	μA	
					Resonator connection		260	1090		
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input		190	1010	μA	
					Resonator connection		260	1090		
	I <sub>DD3</sub> <sup>Note 5</sup>	STOP mode	T <sub>A</sub> = −40°C					0.19	0.50	μA
			T <sub>A</sub> = +25°C					0.24	0.50	
T <sub>A</sub> = +50°C					0.32	0.80				
T <sub>A</sub> = +70°C					0.48	1.20				
T <sub>A</sub> = +85°C					0.74	2.20				
T <sub>A</sub> = +105°C					1.50	10.20				

- Notes**
1. Total current flowing into  $V_{DD}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$  or  $V_{SS}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  2. During HALT instruction execution by flash memory.
  3. When high-speed on-chip oscillator clock is stopped.
  4. When high-speed system clock is stopped.
  5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
  6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS (High speed main) mode:  $V_{DD} = 2.7\text{ V}$  to  $5.5\text{ V}$  @  $1\text{ MHz}$  to  $24\text{ MHz}$

$V_{DD} = 2.4\text{ V}$  to  $5.5\text{ V}$  @  $1\text{ MHz}$  to  $16\text{ MHz}$

- Remarks**
1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2.  $f_{IH}$ : high-speed on-chip oscillator clock frequency
  3. Except temperature condition of the TYP. value is  $T_A = 25^\circ\text{C}$ , other than STOP mode

## 3.4 AC Characteristics

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	T <sub>CY</sub>	Main system clock (f <sub>MAIN</sub> ) operation	HS (High-speed main) mode	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.04167		1	μs
				2.4 V ≤ V <sub>DD</sub> < 2.7 V	0.0625		1	μs
		During self programming	HS (High-speed main) mode	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.04167		1	μs
				2.4 V ≤ V <sub>DD</sub> < 2.7 V	0.0625		1	μs
External main system clock frequency	f <sub>EX</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			1.0		20.0	MHz
		2.4 V ≤ V <sub>DD</sub> < 2.7 V			1.0		16.0	MHz
External main system clock input high-level width, low-level width	t <sub>EXH</sub> , t <sub>EXL</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			24			ns
		2.4 V ≤ V <sub>DD</sub> < 2.7 V			30			ns
TI00 to TI07 input high-level width, low-level width	t <sub>TIH</sub> , t <sub>TIL</sub>				1/f <sub>MCK</sub> + 10			ns
TO00 to TO07 output frequency	f <sub>TO</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V					12	MHz
		2.7 V ≤ V <sub>DD</sub> < 4.0 V					8	MHz
		2.4 V ≤ V <sub>DD</sub> < 2.7 V					4	MHz
PCLBUZ0, or PCLBUZ1 output frequency	f <sub>PCL</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V					16	MHz
		2.7 V ≤ V <sub>DD</sub> < 4.0 V					8	MHz
		2.4 V ≤ V <sub>DD</sub> < 2.7 V					4	MHz
INTP0 to INTP5 input high-level width, low-level width	t <sub>INTH</sub> , t <sub>INTL</sub>				1			μs
KR0 to KR9 input available width	t <sub>KR</sub>				250			ns
RESET low-level width	t <sub>RSL</sub>				10			μs

**Remark** fMCK: Timer array unit operation clock frequency

(Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))


**(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)**  
**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time <sup>Note 4</sup>	$t_{KCY2}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$20\text{ MHz} < f_{MCK}$	$16/f_{MCK}$		ns
			$f_{MCK} \leq 20\text{ MHz}$	$12/f_{MCK}$		ns
		$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$16\text{ MHz} < f_{MCK}$	$16/f_{MCK}$		ns
			$f_{MCK} \leq 16\text{ MHz}$	$12/f_{MCK}$		ns
		$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$12/f_{MCK}$ and 1000		ns
SCKp high-/low-level width	$t_{KH2}$ , $t_{KL2}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$t_{KCY2}/2-14$		ns
		$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$t_{KCY2}/2-16$		ns
		$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$t_{KCY2}/2-36$		ns
Slp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{SIK2}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$1/f_{MCK} + 40$		ns
		$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$1/f_{MCK} + 60$		ns
Slp hold time (from SCKp $\uparrow$ ) <sup>Note 2</sup>	$t_{KSI2}$			$1/f_{MCK} + 62$		ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup>	$t_{KSO2}$	$C = 30\text{ pF}$ <sup>Note 4</sup>	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$2/f_{MCK} + 66$	ns
			$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$2/f_{MCK} + 113$	ns

- Notes**
1. When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ . The Slp setup time becomes “to SCKp $\downarrow$ ” when  $DAPmn = 0$  and  $CKPmn = 1$ , or  $DAPmn = 1$  and  $CKPmn = 0$ .
  2. When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ . The Slp hold time becomes “from SCKp $\downarrow$ ” when  $DAPmn = 0$  and  $CKPmn = 1$ , or  $DAPmn = 1$  and  $CKPmn = 0$ .
  3. When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ . The delay time to SOp output becomes “from SCKp $\uparrow$ ” when  $DAPmn = 0$  and  $CKPmn = 1$ , or  $DAPmn = 1$  and  $CKPmn = 0$ .
  4. C is the load capacitance of the SOp output lines.
  5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


**Caution** Select the normal input buffer for the Slp and SCKp pins and the normal output mode for the SOp pin by selecting port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

**CSI mode connection diagram (during communication at same potential)**






**CSI mode serial transfer timing (during communication at same potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (during communication at same potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



- Remarks**
1. p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)
  2.  $f_{\text{MCK}}$ : Serial array unit operation clock frequency  
 (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3))

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Slp setup time (to SCKp $\uparrow$ ) <small>Note</small>	$t_{SIK1}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	162		ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ , $C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$	354		ns
		$2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ , $C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$	958		ns
Slp hold time (from SCKp $\uparrow$ ) <small>Note</small>	$t_{KSI1}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	38		ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ , $C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$	38		ns
		$2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ , $C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$	38		ns
Delay time from SCKp $\downarrow$ to SOp output <small>Note</small>	$t_{KSO1}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$		200	ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ , $C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$		390	ns
		$2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ , $C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$		966	ns

**Note** When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ .

(Cautions and Remarks are listed on the next page.)

## 3.6.4 LVD circuit characteristics

**LVD Detection Voltage of Reset Mode and Interrupt Mode****( $T_A = -40$  to  $+105^{\circ}\text{C}$ ,  $V_{PDR} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	$V_{LVD0}$	Power supply rise time	3.90	4.06	4.22	V
		Power supply fall time	3.83	3.98	4.13	V
	$V_{LVD1}$	Power supply rise time	3.60	3.75	3.90	V
		Power supply fall time	3.53	3.67	3.81	V
	$V_{LVD2}$	Power supply rise time	3.01	3.13	3.25	V
		Power supply fall time	2.94	3.06	3.18	V
	$V_{LVD3}$	Power supply rise time	2.90	3.02	3.14	V
		Power supply fall time	2.85	2.96	3.07	V
	$V_{LVD4}$	Power supply rise time	2.81	2.92	3.03	V
		Power supply fall time	2.75	2.86	2.97	V
	$V_{LVD5}$	Power supply rise time	2.70	2.81	2.92	V
		Power supply fall time	2.64	2.75	2.86	V
	$V_{LVD6}$	Power supply rise time	2.61	2.71	2.81	V
		Power supply fall time	2.55	2.65	2.75	V
	$V_{LVD7}$	Power supply rise time	2.51	2.61	2.71	V
		Power supply fall time	2.45	2.55	2.65	V
Minimum pulse width	$t_{LW}$		300			$\mu\text{s}$
Detection delay time					300	$\mu\text{s}$

**LVD detection voltage of interrupt & reset mode****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $V_{PDR} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	V <sub>LVDD0</sub>	V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC1</sub> = 0, 1, 1, falling reset voltage		2.64	2.75	2.86	V
	V <sub>LVDD1</sub>	LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.81	2.92	3.03	V
			Falling interrupt voltage	2.75	2.86	2.97	V
	V <sub>LVDD2</sub>	LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.90	3.02	3.14	V
			Falling interrupt voltage	2.85	2.96	3.07	V
	V <sub>LVDD3</sub>	LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.90	4.06	4.22	V
			Falling interrupt voltage	3.83	3.98	4.13	V

**3.6.5 Power supply voltage rising slope characteristics****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	S <sub>VDD</sub>				54	V/ms


**Caution** Make sure to keep the internal reset state by the LVD circuit or an external reset until  $V_{DD}$  reaches the operating voltage range shown in 29.4 AC Characteristics.

## 4.3 30-pin products




R5F102AAASP, R5F102A9ASP, R5F102A8ASP, R5F102A7ASP  
 R5F103AAASP, R5F103A9ASP, R5F103A8ASP, R5F103A7ASP  
 R5F102AADSP, R5F102A9DSP, R5F102A8DSP, R5F102A7DSP  
 R5F103AADSP, R5F103A9DSP, R5F103A8DSP, R5F103A7DSP  
 R5F102AAGSP, R5F102A9GSP, R5F102A8GSP, R5F102A7GSP

&lt;R&gt;

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP30-0300-0.65	PLSP0030JB-B	S30MC-65-5A4-3	0.18



detail of lead end

**NOTE**

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	9.85±0.15
B	0.45 MAX.
C	0.65 (T.P.)
D	0.24 <sup>+0.08</sup> <sub>-0.07</sub>
E	0.1±0.05
F	1.3±0.1
G	1.2
H	8.1±0.2
I	6.1±0.2
J	1.0±0.2
K	0.17±0.03
L	0.5
M	0.13
N	0.10
P	3° <sup>+5°</sup> <sub>-3°</sub>
T	0.25
U	0.6±0.15