

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-HWQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1027aana-u0


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/G12 1. OUTLINE

## 1.6 Block Diagram

### 1.6.1 20-pin products



**Note** Provided only in the R5F102 products.

#### 2.3 DC Characteristics

#### 2.3.1 Pin characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

(1/4)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	Іон1	20-, 24-pin products: Per pin for P00 to P03 <sup>Note 4</sup> , P10 to P14, P40 to P42				-10.0 Note 2	mA
		30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147					
		20-, 24-pin products:	$4.0~V \leq V_{DD} \leq 5.5~V$			-30.0	mA
		Total of P40 to P42	$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			-6.0	mA
		30-pin products: 1. Total of P00, P01, P40, P120 (When duty $\leq 70\%$ Note 3)	1.8 V ≤ V <sub>DD</sub> < 2.7 V			-4.5	mA
		20-, 24-pin products:	$4.0~V \leq V_{DD} \leq 5.5~V$			-80.0	mA
		Total of P00 to P03 <sup>Note 4</sup> , P10 to P14	$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			-18.0	mA
		30-pin products:  Total of P10 to P17, P30, P31, P50, P51, P147  (When duty ≤ 70% Note 3)	$1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$			-10.0	mA
		Total of all pins (When duty $\leq 70\%^{\text{Note 3}}$ )				-100	mA
	10н2	Per pin for P20 to P23				-0.1	mA
		Total of all pins				-0.4	mA

- **Notes 1**. value of current at which the device operation is guaranteed even if the current flows from the V<sub>DD</sub> pin to an output pin.
  - 2. However, do not exceed the total current value.
  - 3. The output current value under conditions where the duty factor ≤ 70%.
    If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).
    - Total output current of pins =  $(loh \times 0.7)/(n \times 0.01)$ 
      - <Example> Where n = 80% and IoH = -10.0 mA

Total output current of pins =  $(-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

4. 24-pin products only.

**Caution** P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le VDD \le 5.5 \text{ V}, Vss = 0 \text{ V})$ 

(4/4)

Parameter	Symbol		Condition	ons	MIN.	TYP.	MAX.	Unit
Output voltage, low	V <sub>OL1</sub>		20-, 24-pin products: P00 to P03 <sup>Note</sup> , P10 to P14, P40 to P42 30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147				1.3 0.7	V
		P10 to P17, P30, F					0.6	V
				$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 1.5~mA$			0.4	V
							0.4	V
	V <sub>OL2</sub>	P20 to P23		Iol2 = 400 μA			0.4	V
	V <sub>OL3</sub>	P60, P61	P60, P61				2.0	V
				$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 5.0~mA$			0.4	V
				$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 3.0~mA$			0.4	V
				$1.8~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 2.0~mA$			0.4	V
Input leakage current, high	Ішн1	Other than P121, V <sub>I</sub> = V <sub>DD</sub> P122					1	μΑ
	<b>І</b> Lін2	P121, P122 (X1, X2/EXCLK)	$V_{I} = V_{DD}$	Input port or external clock input			1	μΑ
				When resonator connected			10	μΑ
Input leakage current, low	ILIL1	Other than P121, P122	Vı = Vss				-1	μΑ
	ILIL2	P121, P122 (X1, X2/EXCLK)	Vı = Vss	Input port or external clock input			-1	μΑ
				When resonator connected			-10	μΑ
On-chip pull-up resistance	Rυ	20-, 24-pin product P00 to P03 <sup>Note</sup> , P10 P40 to P42, P125, 30-pin products: P0 P10 to P17, P30, F P50, P51, P120, P	to P14, RESET 00, P01, P31, P40,	V <sub>I</sub> = Vss, input port	10	20	100	kΩ

Note 24-pin products only.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### (3) Peripheral functions (Common to all products)

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed onchip oscillator operating current	FIL Note 1				0.20		μΑ
12-bit interval timer operating current	ÎTMKA Notes 1, 2, 3				0.02		μΑ
Watchdog timer operating current	WDT Notes 1, 2, 4	fıL = 15 kHz			0.22		μΑ
A/D converter	IADC Notes 1, 5	When conversion at	Normal mode, AVREFP = VDD = 5.0 V		1.30	1.70	mA
operating current		maximum speed	Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		0.50	0.70	mA
A/D converter reference voltage operating current	ADREF Note 1				75.0		μΑ
Temperature sensor operating current	ITMPS Note 1				75.0		μА
LVD operating current	ILVD Notes 1, 6				0.08		μΑ
Self- programming operating current	FSP Notes 1, 8				2.00	12.20	mA
BGO operating current	IBGO Notes 1, 7				2.00	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 9		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V		1.20	1.44	mA
		CSI/UART operation			0.70	0.84	mA

#### Notes 1. Current flowing to the VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3, and IFIL and ITMKA when the 12-bit interval timer operates.
- 4. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
- **5.** Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- **6.** Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit operates.
- 7. Current flowing only during data flash rewrite.
- 8. Current flowing only during self programming.
- 9. For shift time to the SNOOZE mode, see 17.3.3 SNOOZE mode.

#### Remarks 1. fil: Low-speed on-chip oscillator clock frequency

2. Temperature condition of the TYP. value is  $T_A = 25$ °C

## (3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) ( $T_A = -40$ to +85°C, 1.8 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = 0 V)

Parameter	Symbol	C	Conditions		-speed /lode	LS (low-speed main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcyı ≥ 4/fclk	$2.7~V \leq V_{DD} \leq 5.5~V$	167		500		ns
			$2.4~V \leq V_{DD} \leq 5.5~V$	250		500		ns
			$1.8~V \leq V_{DD} \leq 5.5~V$	-		500		ns
SCKp high-/low-level width	<b>t</b> кн1,	4.0 V ≤ V <sub>DD</sub> ≤	5.5 V	tксү1/2-12		tксү1/2-50		ns
t <sub>KL1</sub>		$2.7~V \leq V_{DD} \leq 5.5~V$		tксү1/2-18		tkcy1/2-50		ns
		2.4 V ≤ V <sub>DD</sub> ≤	5.5 V	tkcy1/2-38		tkcy1/2-50		ns
		1.8 V ≤ V <sub>DD</sub> ≤	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			tксү1/2-50		ns
SIp setup time (to SCKp↑)	tsıĸı	$4.0~V \leq V_{DD} \leq 5.5~V$		44		110		ns
Note 1		$2.7~V \leq V_{DD} \leq 5.5~V$		44		110		ns
		2.4 V ≤ V <sub>DD</sub> ≤	5.5 V	75		110		ns
		1.8 V ≤ V <sub>DD</sub> ≤	5.5 V	-		110		ns
SIp hold time (from SCKp↑) Note 2	tksii			19		19		ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 30 pF Note4			25		25	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products)
  - 2. fmck: Serial array unit operation clock frequency
    (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.))

# (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCK00... internal clock output, corresponding CSI00 only)

(Ta = -40 to +85°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Parameter	Symbol		Conditions	HS (high	h-speed Mode	-	/-speed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCK00 cycle time	tkcy1	tkcy1 ≥ 2/fCLK	$\begin{aligned} &4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 20 \text{ pF}, \text{ R}_{\text{b}} = 1.4 \text{ k}\Omega \end{aligned}$	200		1150		ns
			$\begin{split} 2.7 & \ V \le V_{DD} < 4.0 \ V, \\ 2.3 & \ V \le V_b \le 2.7 \ V, \\ C_b = 20 & \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	300		1150		ns
SCK00 high-level width	tкн1	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 20~pF,~R_b = 1.4~k\Omega$		tксу1/2 — 50		tксү1/2- 50		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.$ $C_b = 20 \text{ pF}, R_b =$	$0 \text{ V}, 2.3 \text{ V} \le V_b \le 2.7 \text{ V},$ = $2.7 \text{ k}\Omega$	tксу1/2 — 120		tксу1/2 – 120		ns
SCK00 low-level width	t <sub>KL1</sub>	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.$ $C_{\text{b}} = 20 \text{ pF, R}_{\text{b}} =$	5 V, 2.7 V $\leq$ Vb $\leq$ 4.0 V, = 1.4 k $\Omega$	tксу1/2 — 7		tксү1/2 – 50		ns
		$2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V,$ $C_b = 20 \; pF, \; R_b = 2.7 \; k\Omega$		tксу1/2 — 10		tксү1/2 – 50		ns
SI00 setup time (to SCK00↑) Note 1	tsıĸ1	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 20~pF,~R_b = 1.4~k\Omega$		58		479		ns
			0 V, 2.3 V $\leq$ Vb $\leq$ 2.7 V, = 2.7 k $\Omega$	121		479		ns
SI00 hold time (from SCK00↑) Note 1	tksi1	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.$ $C_b = 20 \text{ pF, R}_b =$	5 V, 2.7 V $\leq$ V <sub>b</sub> $\leq$ 4.0 V, = 1.4 kΩ	10		10		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.$ $C_b = 20 \text{ pF}, R_b =$	0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, = 2.7 kΩ	10		10		ns
Delay time from SCK00↓ to SO00 output Note 1	tkso1	$4.0 \text{ V} \le V_{DD} \le 5.$ $C_b = 20 \text{ pF}, R_b =$	5 V, 2.7 V $\leq$ V <sub>b</sub> $\leq$ 4.0 V, = 1.4 kΩ		60		60	ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.$ $C_b = 20 \text{ pF}, R_b =$	0 V, 2.3 V $\leq$ Vb $\leq$ 2.7 V, = 2.7 k $\Omega$		130		130	ns
SI00 setup time (to SCK00↓) Note 2	tsıĸı	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.$ $C_b = 20 \text{ pF, R}_b =$	5 V, 2.7 V $\leq$ Vb $\leq$ 4.0 V, $= 1.4 \ k\Omega$	23		110		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.$ $C_b = 20 \text{ pF}, R_b =$	0 V, 2.3 V $\leq$ Vb $\leq$ 2.7 V, = 2.7 k $\Omega$	33		110		ns
SI00 hold time (from SCK00↓) Note 2	tksi1	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.$ $C_b = 20 \text{ pF}, \text{ R}_b =$	$5~V,~2.7~V \leq V_b \leq 4.0~V,$ = 1.4 k $\Omega$	10		10		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.$ $C_b = 20 \text{ pF}, R_b =$	0 V, 2.3 V $\leq$ Vb $\leq$ 2.7 V, = 2.7 k $\Omega$	10		10		ns
Delay time from SCK00↑ to SO00 output Note 2	t <sub>KSO1</sub>	$4.0~V \leq V_{DD} \leq 5.$ $C_b = 20~pF,~R_b =$	5 V, 2.7 V $\leq$ Vb $\leq$ 4.0 V, = 1.4 k $\Omega$		10		10	ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.$ $C_b = 20 \text{ pF}, R_b =$	0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, = 2.7 k $\Omega$		10		10	ns

(Notes, Caution, and Remarks are listed on the next page.)



## (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$ 

Parameter	Symbol		Conditions	HS (high-spe	,	LS (low-spee Mode	,	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$4.0~V \leq V_{DD} \leq 5.5~V,$	300		1150		ns
			$2.7 \ V \le V_b \le 4.0 \ V,$					
			$C_b = 30$ pF, $R_b = 1.4$ k $\Omega$					
			$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	500		1150		ns
			$2.3 \; V \leq V_b \leq 2.7 \; V,$					
			$C_b = 30$ pF, $R_b = 2.7$ k $\Omega$					
			$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	1150		1150		ns
			$1.6~V \leq V_b \leq 2.0~V^{\text{ Note}},$					
			$C_b = 30$ pF, $R_b = 5.5$ k $\Omega$					
SCKp high-level width	t <sub>KH1</sub>	$4.0 \text{ V} \leq V_{DD} \leq$	$5.5~V,~2.7~V \leq V_b \leq 4.0~V,$	tkcy1/2 -75		tkcy1/2-75		ns
		C <sub>b</sub> = 30 pF, R	$k_b = 1.4 \text{ k}\Omega$					
		$2.7 \text{ V} \leq \text{V}_{DD} <$	$4.0~V,~2.3~V \leq V_b \leq 2.7~V,$	tkcy1/2 -170		tксү1/2-170		ns
		C <sub>b</sub> = 30 pF, R	$k_b = 2.7 \text{ k}\Omega$					
		1.8 V ≤ V <sub>DD</sub> <	$3.3~V,~1.6~V \leq V_b \leq 2.0~V$ $^{\text{Note}},$	tkcy1/2 -458		tkcy1/2-458		ns
		C <sub>b</sub> = 30 pF, R	$k_b = 5.5 \text{ k}\Omega$					
SCKp low-level width	t <sub>KL1</sub>	$4.0 \text{ V} \leq V_{DD} \leq$	$5.5~V,~2.7~V \leq V_b \leq 4.0~V,$	tkcy1/2 -12		tkcy1/2-50		ns
		C <sub>b</sub> = 30 pF, R	$d_b = 1.4 \text{ k}\Omega$					
		$2.7 \text{ V} \leq \text{V}_{DD} <$	$4.0~V,~2.3~V \leq V_b \leq 2.7~V,$	tkcy1/2 -18		tkcy1/2-50		ns
		$C_b = 30$ pF, $R_b = 2.7$ k $\Omega$						
		1.8 V ≤ V <sub>DD</sub> <	$3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V^{\ \text{Note}},$	tксү1/2 -50		tксү1/2-50		ns
		C <sub>b</sub> = 30 pF, R	$k_{\rm b} = 5.5 \; {\rm k}\Omega$					

Note Use it with  $V_{DD} \ge V_b$ .

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
  - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R<sub>b</sub>  $[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** p: CSI number (p = 00, 20)

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Co	onditions	HS (high-spe		LS (low-spe	•	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1	tkcy2	$4.0~V \leq V_{DD} \leq 5.5~V,$	20 MHz < fмcк ≤ 24 MHz	12/fмск		-		ns
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмcк ≤ 20 MHz	10/fмск		=		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/fмск		ns
			fмcк ≤ 4 MHz	6/fмск		10/fмск		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	16/fмск		_		ns
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмcк ≤ 20 MHz	14/fмск		=		ns
			8 MHz < fмск ≤ 16 MHz	12/fмск		_		ns
			4 MHz < fмск ≤ 8 MHz	8/fмск		16/fмск		ns
			fмcк ≤ 4 MHz	6/fмск		10/fмск		ns
1		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	36/fмск		_		ns
		$1.6~V \leq V_b \leq 2.0~V$	16 MHz < fмcк ≤ 20 MHz	32/fмск		=		ns
	Note 2	8 MHz < fмск ≤ 16 MHz	26/fмск		_		ns	
			4 MHz < fмcк ≤ 8 MHz	16/fмск		16/fмск		ns
			fмcк ≤ 4 MHz	10/fмск		10/fмск		ns
SCKp high-/low-level	t <sub>KH2</sub> ,	$4.0~V \leq V_{DD} \leq 5.5~V,$	$2.7~V \leq V_b \leq 4.0~V$	tkcy2/2 - 12		tkcy2/2 - 50		ns
width	t <sub>KL2</sub>	$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$		tkcy2/2 - 18		tkcy2/2 - 50		ns
		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	$1.6~V \leq V_b \leq 2.0~V^{\text{Note 2}}$	tkcy2/2 - 50		tkcy2/2 - 50		ns
SIp setup time	tsik2	$4.0~V \leq V_{DD} \leq 5.5~V,$	$2.7~V \leq V_{DD} \leq 4.0~V$	1/fmck + 20		1/fмск + 30		ns
(to SCKp↑) Note 3		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	$2.3~V \leq V_b \leq 2.7~V$	1/fmck + 20		1/fмск + 30		ns
		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	$1.6~V \leq V_{DD} \leq 2.0~V^{\text{ Note 2}}$	1/fmck + 30		1/fмск + 30		ns
SIp hold time (from SCKp <sup>↑</sup> ) Note 4	tksi2			1/fмск + 31		1/fмск + 31		ns
Delay time from	tkso2	$4.0~V \leq V_{DD} \leq 5.5~V,$	$2.7 \text{ V} \le V_b \le 4.0 \text{ V},$		2/fмск +		2/fмск +	ns
SCKp↓ to SOp		C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4	kΩ		120		573	
output Note 5		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	$2.3 \text{ V} \le V_b \le 2.7 \text{ V},$		2/fмск +		2/fмск +	ns
		C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7	kΩ		214		573	
		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	$1.6 \text{ V} \le V_b \le 2.0 \text{ V}^{\text{Note 2}},$		2/fмск +		2/fмск +	ns
	1	C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5	kΩ		573		573	

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

- 2. Use it with  $V_{DD} \ge V_b$ .
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **5.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Cautions 1. Select the TTL input buffer for the SIp and SCKp pins and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).

For VIH and VIL, see the DC characteristics with TTL input buffer selected.

2. CSI01 and CSI11 cannot communicate at different potential.

## 2.6 Analog Characteristics

### 2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Input channel		Reference Voltage	
	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = Vss	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM
ANI0 to ANI3	Refer to 28.6.1 (1).	Refer to 28.6.1 (3).	Refer to 28.6.1 (4).
ANI16 to ANI22	Refer to 28.6.1 (2).		
Internal reference voltage Temperature sensor	Refer to 28.6.1 (1).		_
output voltage			

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2, ANI3, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.8 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution			1.2	±3.5	LSB
		AVREFP = VDD Note 3			1.2	±7.0 Note 4	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI2, ANI3	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
				57		95	μS
		10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal reference voltage, and	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
		temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	EZS	10-bit resolution AVREFP = VDD Note 3				±0.25	%FSR
Full-scale error <sup>Notes 1, 2</sup>	FF0					±0.50 Note 4	%FSR
Full-scale error	EFS	10-bit resolution AVREFP = VDD Note 3				±0.25 ±0.50 Note 4	%FSR %FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution				±2.5	LSB
		AVREFP = VDD Note 3				±5.0 Note 4	LSB
Differential linearity error	DLE	10-bit resolution				±1.5	LSB
Note 1		AVREFP = VDD Note 3				±2.0 Note 4	LSB
Analog input voltage	Vain	ANI2, ANI3		0		AVREFP	V
		Internal reference voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS		VBGR Note 5		V	
		Temperature sensor outp (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS	out voltage (high-speed main) mode)		VTMPS25 Note !	5	V

(Notes are listed on the next page.)



### 2.6.2 Temperature sensor/internal reference voltage characteristics

(T<sub>A</sub> = -40 to +85°C, 2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, V<sub>SS</sub> = 0 V, HS (high-speed main) mode


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V <sub>TMPS25</sub>	Setting ADS register = 80H, TA = +25°C		1.05		<b>V</b>
Internal reference voltage	V <sub>BGR</sub>	Setting ADS register = 81H	1.38	1.45	1.50	V
Temperature coefficient	FVTMPS	Temperature sensor output voltage that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

### 2.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Vpor	V <sub>POR</sub> Power supply rise time		1.51	1.55	V
	V <sub>PDR</sub>	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width Note	T <sub>PW</sub>		300			μs

Note Minimum time required for a POR reset when V<sub>DD</sub> exceeds below V<sub>PDR</sub>. This is also the minimum time required for a POR reset from when V<sub>DD</sub> exceeds below 0.7 V to when V<sub>DD</sub> exceeds V<sub>PDR</sub> while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



### LVD detection voltage of interrupt & reset mode

(T<sub>A</sub> = -40 to +85°C, V<sub>PDR</sub>  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol		Con	MIN.	TYP.	MAX.	Unit	
Interrupt and reset	V <sub>LVDB0</sub>	V <sub>POC2</sub> ,	VPOC1, VPOC0 = 0, 0, 1, fa	lling reset voltage	1.80	1.84	1.87	V
mode	V <sub>LVDB1</sub>		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	V <sub>LVDB2</sub>		LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	V <sub>LVDB3</sub>		LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	V <sub>LVDC0</sub>	V <sub>POC2</sub> ,	VPOC1, VPOC0 = 0, 1, 0, falling reset voltage			2.45	2.50	V
	V <sub>LVDC1</sub>		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	V <sub>LVDC2</sub>	LVDC2	LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDC3	LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.68	3.75	3.82	V	
				Falling interrupt voltage	3.60	3.67	3.74	V
	V <sub>LVDD0</sub>	V <sub>POC2</sub> ,	, VPOC1, VPOC1 = 0, 1, 1, falling reset voltage			2.75	2.81	V
	V <sub>LVDD1</sub>		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	V <sub>LVDD2</sub>		LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	V <sub>LVDD3</sub>		LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	V

## 2.6.5 Power supply voltage rising slope characteristics

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

**Caution** Make sure to keep the internal reset state by the LVD circuit or an external reset until V<sub>DD</sub> reaches the operating voltage range shown in 28.4 AC Characteristics.

#### (1) 20-, 24-pin products

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2 Note 2	HALT	HS (High-speed	f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		440	2230	μA
current <sup>Note 1</sup>		mode	main) mode <sup>Note 6</sup>		V <sub>DD</sub> = 3.0 V		440	2230	
				fıн = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		400	1650	μA
					V <sub>DD</sub> = 3.0 V		400	1650	
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		280	1900	μΑ
				V <sub>DD</sub> = 5.0 V	Resonator connection		450	2000	
					$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		280	1900
				V <sub>DD</sub> = 3.0 V	Resonator connection		450	2000	
				fmx = 10 MHz <sup>Note 3</sup> ,	Square wave input		190	1010	μА
				$V_{DD} = 5.0 \text{ V}$	Resonator connection		260	1090	
				fmx = 10 MHz <sup>Note 3</sup> ,	Square wave input		190	1010	μΑ
				V <sub>DD</sub> = 3.0 V	Resonator connection		260	1090	
	IDD3 Note 5	STOP	T <sub>A</sub> = -40°C				0.19	0.50	μΑ
		mode	T <sub>A</sub> = +25°C				0.24	0.50	
		T <sub>A</sub> = +50°C				0.32	0.80		
		T <sub>A</sub> = +70°C				0.48	1.20		
		T <sub>A</sub> = +85°C				0.74	2.20		
			T <sub>A</sub> = +105°C				1.50	10.20	

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator clock is stopped.
  - 4. When high-speed system clock is stopped.
  - 5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
  - **6.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS (High speed main) mode:  $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$  @1 MHz to 24 MHz  $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V}$  @1 MHz to 16 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: high-speed on-chip oscillator clock frequency
  - 3. Except temperature condition of the TYP. value is  $T_A = 25$ °C, other than STOP mode

## (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-spee	Unit	
				MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$2.7~V \leq V_{DD} \leq 5.5~V$	334		ns
			$2.4~V \leq V_{DD} \leq 5.5~V$	500		ns
SCKp high-/low-level width	<b>t</b> кн1,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$		tkcy1/2-24		ns
	t <sub>KL1</sub>			tkcy1/2-36		ns
		2.4 V ≤ V <sub>DD</sub> ≤ 5	.5 V	tkcy1/2-76		ns
SIp setup time (to SCKp↑) Note 1	tsıĸ1	$4.0~V \leq V_{DD} \leq 5.5~V$		66		ns
		2.7 V ≤ V <sub>DD</sub> ≤ 5	.5 V	66		ns
		2.4 V ≤ V <sub>DD</sub> ≤ 5	.5 V	113		ns
SIp hold time (from SCKp↑) Note 2	tksi1			38		ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 30 pF Note4			50	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

Remarks 1. p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3))

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.
- 5. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V  $\leq$  V<sub>DD</sub> < 4.0 V and 2.3 V  $\leq$  V<sub>b</sub>  $\leq$  2.7 V

$$\label{eq:maximum transfer rate} \text{Maximum transfer rate} = \frac{1}{\left\{-C_b \times R_b \times \ln\left(1-\frac{2.0}{V_b}\right)\right\} \times 3} \text{ [bps]}$$

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.
- 7. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V  $\leq$  VDD < 3.3 V, 1.6 V  $\leq$  Vb  $\leq$  2.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$


- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **8.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 7** above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.





RxDq

#### **UART** mode connection diagram (during communication at different potential)



#### UART mode bit width (during communication at different potential) (reference)





- **2.** q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)
- 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
  - m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))
- **4.** UART0 of the 20- and 24-pin products supports communication at different potential only when the peripheral I/O redirection function is not used.

## (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

(Ta = -40 to +105°C, 2.4 V  $\leq$  VDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions		HS (high-speed	HS (high-speed main) Mode		
					MAX.		
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$4.0 \ V \leq V_{DD} \leq 5.5 \ V,$ $2.7 \ V \leq V_b \leq 4.0 \ V,$	600		ns	
			$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
			$2.7 \ V \le V_{DD} < 4.0 \ V,$ $2.3 \ V \le V_b \le 2.7 \ V,$	1000		ns	
			$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
			$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	2300		ns	
			$1.6 \ V \le V_b \le 2.0 \ V,$				
			$C_b=30~pF,~R_b=5.5~k\Omega$				
SCKp high-level width	t <sub>KH1</sub>	$4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$		tксү1/2 -150		ns	
		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$					
		$2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$		tксү1/2 -340		ns	
		$C_b=30~pF,~R_b=2.7~k\Omega$					
		$2.4~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,$		tkcy1/2 -916		ns	
		C <sub>b</sub> = 30 pF, R <sub>b</sub>	$_{0}$ = 5.5 k $\Omega$				
SCKp low-level width	t <sub>KL1</sub>	$4.0 \text{ V} \leq \text{V}_{DD} \leq 3$	$5.5~V,~2.7~V \leq V_b \leq 4.0~V,$	tксү1/2 -24		ns	
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$					
		$2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \label{eq:decomposition}$		tксү1/2 -36		ns	
		$C_b = 30$ pF, $R_b = 2.7$ k $\Omega$					
		$2.4 \; V \leq V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V, \;$		tkcy1/2 -100		ns	
		C <sub>b</sub> = 30 pF, R <sub>b</sub>	$_{0}$ = 5.5 k $\Omega$				

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VH and VL, see the DC characteristics with TTL input buffer selected.
  - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R<sub>b</sub> [ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** p: CSI number (p = 00, 20)



#### 3.5.2 Serial interface IICA

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	HS	HS (high-speed main) mode				
			Standa	rd Mode	Fast	Mode		
			MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	fscL	Fast mode: fclk≥ 3.5 MHz			0	400	kHz	
		Normal mode: fclk≥ 1 MHz	0	100			kHz	
Setup time of restart condition	tsu:sta		4.7		0.6		μS	
Hold time <sup>Note 1</sup>	thd:STA		4.0		0.6		μS	
Hold time when SCLA0 = "L"	tLOW		4.7		1.3		μS	
Hold time when SCLA0 = "H"	thigh		4.0		0.6		μS	
Data setup time (reception)	tsu:dat		250		100		ns	
Data hold time (transmission) <sup>Note 2</sup>	thd:dat		0	3.45	0	0.9	μS	
Setup time of stop condition	tsu:sto		4.0		0.6		μS	
Bus-free time	<b>t</b> BUF		4.7		1.3		μS	

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution Only in the 30-pin products, the values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VoH1, VoL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Normal mode:  $C_b = 400 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega$ Fast mode:  $C_b = 320 \text{ pF}, \text{ Rb} = 1.1 \text{ k}\Omega$ 

#### IICA serial transfer timing



<R>

### LVD detection voltage of interrupt & reset mode

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, V_{PDR} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$ 

Parameter	Symbol		Cond	MIN.	TYP.	MAX.	Unit	
Interrupt and reset	V <sub>LVDD0</sub>	VPOC2,	VPOC1, VPOC1 = 0, 1, 1, falli	ng reset voltage	2.64	2.75	2.86	V
mode	V <sub>LVDD1</sub>		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.81	2.92	3.03	V
				Falling interrupt voltage	2.75	2.86	2.97	V
	V <sub>LVDD2</sub>		LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.90	3.02	3.14	V
				Falling interrupt voltage	2.85	2.96	3.07	V
	V <sub>LVDD3</sub>		LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.90	4.06	4.22	V
				Falling interrupt voltage	3.83	3.98	4.13	V

### 3.6.5 Power supply voltage rising slope characteristics

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V<sub>DD</sub> reaches the operating voltage range shown in 29.4 AC Characteristics.

## RL78/G12 Data Sheet

			Description
Rev.	Date	Page	Summary
1.00	Dec 10, 2012	-	First Edition issued
2.00	Sep 06, 2013	1	Modification of 1.1 Features
		3	Modification of 1.2 List of Part Numbers
		4	Modification of Table 1-1. List of Ordering Part Numbers, Note, and Caution
		7 to 9	Modification of package name in 1.4.1 to 1.4.3
		14	Modification of tables in 1.7 Outline of Functions
		17	Modification of description of table in 2.1 Absolute Maximum Ratings (TA = 25°C)
		18	Modification of table, Note, and Caution in 2.2.1 X1 oscillator characteristics
		18	Modification of table in 2.2.2 On-chip oscillator characteristics
		19	Modification of Note 3 in 2.3.1 Pin characteristics (1/4)
		20	Modification of Note 3 in 2.3.1 Pin characteristics (2/4)
		23	Modification of Notes 1 and 2 in (1) 20-, 24-pin products (1/2)
		24	Modification of Notes 1 and 3 in (1) 20-, 24-pin products (2/2)
		25	Modification of Notes 1 and 2 in (2) 30-pin products (1/2)
		26	Modification of Notes 1 and 3 in (2) 30-pin products (2/2)
		27	Modification of (3) Peripheral functions (Common to all products)
		28	Modification of table in 2.4 AC Characteristics
		29	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		30	Modification of figures of AC Timing Test Point and External Main System Clock Timing
		31	Modification of figure of AC Timing Test Point
		31	Modification of description and Note 2 in (1) During communication at same potential
		01	(UART mode)
		32	Modification of description in (2) During communication at same potential (CSI mode)
			Modification of description in (3) During communication at same potential (CSI mode)
		33	
		34	Modification of description in (4) During communication at same potential (CSI mode)
		36	Modification of table and Note 2 in (5) During communication at same potential
			(simplified I <sup>2</sup> C mode)
		38, 39	Modification of table and Notes 1 to 9 in (6) Communication at different potential
			(1.8 V, 2.5 V, 3 V) (UART mode)
		40	Modification of Remarks 1 to 3 in (6) Communication at different potential (1.8 V,
			2.5 V, 3 V) (UART mode)
		41	Modification of table in (7) Communication at different potential (2.5 V, 3 V) (CSI mode)
		42	Modification of Caution in (7) Communication at different potential (2.5 V, 3 V) (CSI mode)
		43	Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI
			mode) (1/3)
		44	Modification of table and Notes 1 and 2 in (8) Communication at different potential (1.8
			V, 2.5 V, 3 V) (CSI mode) (2/3)
		45	Modification of table, Note 1, and Caution 1 in (8) Communication at different potential
			(1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)
		47	Modification of table in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI
			mode)
		50	Modification of table, Note 1, and Caution 1 in (10) Communication at different potential
			(1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode)
		52	Modification of Remark in 2.5.2 Serial interface IICA
		53	Addition of table to 2.6.1 A/D converter characteristics
		53	Modification of description in 2.6.1 (1)
		54	Modification of Notes 3 to 5 in 2.6.1 (1)
		54	Modification of description and Notes 2 to 4 in 2.6.1 (2)
		J <del>4</del>	

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- nt may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



#### SALES OFFICES

## Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

California Eastern Laboratories, Inc.

4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited ntury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

t 1601-1611, 16/F., Tower 2, Grand Cen : +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2016 Renesas Electronics Corporation. All rights reserved.