

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	30-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	30-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f102a7dsp-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Code flash	Data flash	RAM	20 pins	24 pins	30 pins
16 KB	2 KB	2 KB	_	—	R5F102AA
	_		_	—	R5F103AA
	2 KB	1.5 KB	R5F1026A Note 1	R5F1027A ^{Note 1}	
	_		R5F1036A Note 1	R5F1037A Note 1	
12 KB	2KB	1 KB	R5F10269 Note 1	R5F10279 Note 1	R5F102A9
	_		R5F10369 Note 1	R5F10379 Note 1	R5F103A9
8 KB	2 KB	768 B	R5F10268 Note 1	R5F10278 Note 1	R5F102A8
	—		R5F10368 Note 1	R5F10378 Note 1	R5F103A8
4 KB	2KB	512 B	R5F10267	R5F10277	R5F102A7
	_		R5F10367	R5F10377	R5F103A7
2 KB	2 KB	256 B	R5F10266 Note 2		
	—		R5F10366 Note 2	—	—

O ROM, RAM capacities

Notes 1. This is 640 bytes when the self-programming function or data flash function is used. (For details, see CHAPTER 3 CPU ARCHITECTURE.)

2. The self-programming function cannot be used for R5F10266 and R5F10366.

Caution When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.



1.3.2 On-chip oscillator characteristics

(1) High-speed on-chip oscillator oscillation frequency of the R5F102 products

Oscillator	Condition	MIN	MAX	Unit
High-speed on-chip	T _A = -20 to +85 °C	-1.0	+1.0	%
oscillator oscillation	T _A = -40 to -20 °C	-1.5	+1.5	
frequency accuracy	T _A = +85 to +105 °C	-2.0	+2.0	

(2) High-speed on-chip oscillator oscillation frequency of the R5F103 products

Oscillator	Condition	MIN	MAX	Unit
High-speed on-chip	T _A = -40 to + 85 °C	-5.0	+5.0	%
oscillator oscillation				
frequency accuracy				

1.3.3 Peripheral Functions

The following are differences in peripheral functions between the R5F102 products and the R5F103 products.

	_			R5F103 product		
RL78/G12	20, 24 pin	30 pin product	20, 24 pin	30 pin		
		product		product	product	
Serial interface	UART	1 channel	3 channels	1 channel		
	CSI	2 channels	3 channels	1 channel		
	Simplified I ² C	2 channels	3 channels	None		
DMA function		2 channels		None		
Safety function	CRC operation	Yes		None		
	RAM guard	Yes		None		
SFR guard		Yes		None		



1.4 Pin Configuration (Top View)

1.4.1 20-pin products

• 20-pin plastic LSSOP (4.4 × 6.5 mm, 0.65 mm pitch)



Note Provided only in the R5F102 products.

- Remarks 1. For pin identification, see 1.5 Pin Identification.
 - 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).



1.6.2 24-pin products



Note Provided only in the R5F102 products.



TA = -40 10 + 00 C,	1.0 V \(\sigma\)	/DD ≤ 5.5 V, Vss = 0 V)			1	1	(2/4
Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Output current, low ^{Note 1}	P P 3 P	20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42 30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147				20.0 Note 2	mA
		Per pin for P60, P61				15.0 Note 2	mA
		20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			60.0	mA
		Total of P40 to P42	$2.7~V \leq V_{\text{DD}} < 4.0~V$			9.0	mA
		30-pin products: Total of P00, P01, P40, P120 (When duty $\leq 70\%^{\text{Note 3}}$)	$1.8~V \leq V_{\text{DD}} < 2.7~V$			1.8	mA
		20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			80.0	mA
		Total of P00 to P03 ^{Note 4} ,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			27.0	mA
		P10 to P14, P60, P61 30-pin products: Total of P10 to P17, P30, P31, P50, P51, P60, P61, P147 (When duty $\leq 70\%^{\text{Note 3}}$)	$1.8~V \leq V_{\text{DD}} < 2.7~V$			5.4	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$)				140	mA
	IOL2	Per pin for P20 to P23				0.4	mA
		Total of all pins				1.6	mA

(0)

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

2. However, do not exceed the total current value.

3. The output current value under conditions where the duty factor \leq 70%.

If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).

• Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and $I_{OL} = 10.0 \text{ mA}$

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- 4. 24-pin products only.
- Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Parameter	Symbol		Conditio	ons	MIN.	TYP.	MAX.	Unit
Output voltage, low	Vol1	20-, 24-pin products P00 to P03 ^{Note} , P10		$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 20.0 \ mA \end{array} \label{eq:DD}$			1.3	V
		P40 to P42 30-pin products: P0		$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \label{eq:DD}$			0.7	V
		P10 to P17, P30, F P50, P51, P120, P		$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \label{eq:DD}$			0.6	V
				$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \label{eq:DD}$			0.4	V
				$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq V_{\mbox{DD}} \leq 5.5 \mbox{ V}, \\ I_{\mbox{DL1}} = 0.6 \mbox{ mA} \end{array}$			0.4	V
Vol2 Vol3	Vol2	P20 to P23		lol2 = 400 μA			0.4	v
	Vol3	P60, P61		$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 15.0 \ mA \end{array} \label{eq:DD}$			2.0	V
				$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 5.0 \ mA \end{array} \label{eq:DD}$			0.4	V
				$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \label{eq:DD}$			0.4	V
				$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 2.0 \ mA \end{array}$			0.4	V
nput leakage current, nigh	Ішні	Other than P121, P122	$V_{\text{I}} = V_{\text{DD}}$				1	μA
	Ішна	P121, P122 (X1, X2/EXCLK)	$V_{\text{I}} = V_{\text{DD}}$	Input port or external clock input			1	μA
				When resonator connected			10	μA
nput leakage current, ow	ILIL1	Other than P121, P122	VI = Vss				-1	μA
	ILIL2	P121, P122 (X1, X2/EXCLK)	$V_I = V_{SS}$	Input port or external clock input			-1	μA
				When resonator connected			-10	μA
Dn-chip pull-up resistance	Ru	20-, 24-pin product: P00 to P03 ^{Note} , P10 P40 to P42, P125, 30-pin products: P0 P10 to P17, P30, F	0 to P14, RESET 00, P01,	VI = Vss, input port	10	20	100	kΩ
		P10 to P17, P30, F P50, P51, P120, P						

$40 \text{ to } 185^{\circ}$ 18V < Vpp < 55 V Vcc -0 1/1

Note 24-pin products only.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(1) 20-, 24-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD2 Note 2	HALT	HS (High-speed	$f_{IH} = 24 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		440	1210	μA
current Note 1		mode m	main) mode ^{Note 6}		$V_{DD} = 3.0 V$		440	1210	
				fıн = 16 MHz ^{№te 4}	$V_{DD} = 5.0 V$		400	950	μA
					$V_{DD} = 3.0 V$		400	950	
		LS (Low-speed	$f_{IH} = 8 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 V$		270	542	μA	
	main) mode ^{Note 6}		V _{DD} = 2.0 V		270	542			
		HS	HS (High-speed main) mode ^{Note 6}	$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		280	1000	μA
				$V_{DD} = 5.0 V$	Resonator connection		450	1170	
					Square wave input		280	1000	μA
		$V_{DD} = 3.0 V$	Resonator connection		450	1170			
			$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		190	590	μA	
				$V_{DD} = 5.0 V$	Resonator connection		260	660	
			$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		190	590	μA	
				$V_{DD} = 3.0 V$	Resonator connection		260	660	
			LS (Low-speed	$f_{MX} = 8 \text{ MHz}^{Note 3},$	Square wave input		110	360	μA
			main) mode ^{Note 6}	$V_{DD} = 3.0 V$	Resonator connection		150	416	
				$f_{MX} = 8 \text{ MHz}^{Note 3},$	Square wave input		110	360	μA
				$V_{DD} = 2.0 V$	Resonator connection		150	416	
	IDD3 Note 5 STOP	$T_A = -40^{\circ}C$	$T_A = -40^{\circ}C$			0.19	0.50	μA	
mode	mode	$T_A = +25^{\circ}C$	T _A = +25°C				0.50		
		$T_A = +50^{\circ}C$				0.32	0.80		
			$T_A = +70^{\circ}C$				0.48	1.20	
			T _A = +85°C				0.74	2.20	

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator clock is stopped.
- 4. When high-speed system clock is stopped.
- 5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz VDD = 2.4 V to 5.5 V @1 MHz to 16 MHz

LS(Low speed main) mode: VDD = 1.8 V to 5.5 V @1 MHz to 8 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - 3. Except temperature condition of the TYP. value is $T_A = 25^{\circ}C$, other than STOP mode



2.4 AC Characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Items	Symbol		Condition	IS	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main system	HS (High-	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.04167		1	μS
instruction execution time)	struction execution time)	clock (fMAIN) operation	speed main) mode	$2.4~V \leq V_{\text{DD}} < 2.7~V$	0.0625		1	μS
			LS (Low- speed main) mode	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	0.125		1	μS
	-	HS (High-	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.04167		1	μS	
		programming	speed main) mode	$2.4~V \leq V_{\text{DD}} < 2.7~V$	0.0625		1	μS
			LS (Low- speed main) mode	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	0.125		1	μS
External main system clock	fex	$2.7~V \leq V_{\text{DD}} \leq 5$.5 V		1.0		20.0	MHz
frequency		$2.4~V \leq V_{\text{DD}} < 2.7~V$			1.0		16.0	MHz
		$1.8~V \leq V_{\text{DD}} < 2$	$V \leq V_{\text{DD}} < 2.4 \ V$		1.0		8.0	MHz
External main system clock	texh, texl	xL $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ $2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$			24			ns
input high-level width, low- level width					30			ns
		$1.8~V \leq V_{\text{DD}} < 2$.4 V		60			ns
TI00 to TI07 input high-level width, low-level width	t⊓∺, t⊓∟				1/fмск + 10			ns
TO00 to TO07 output	fто	$4.0~V \leq V_{\text{DD}} \leq 5$.5 V				12	MHz
frequency		$2.7~V \leq V_{\text{DD}} < 4$.0 V				8	MHz
		$1.8~V \leq V_{\text{DD}} < 2$.7 V				4	MHz
PCLBUZ0, or PCLBUZ1	f PCL	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$					16	MHz
output frequency		$2.7~V \leq V_{\text{DD}} < 4$.0 V				8	MHz
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$					4	MHz
INTP0 to INTP5 input high- level width, low-level width	tın⊤н, tın⊤∟				1			μS
KR0 to KR9 input available width	tкя				250			ns
RESET low-level width	tRSL				10			μs

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))



(2) During communication at same potential (CSI mode) (master mode, SCK00... internal clock output, corresponding CSI00 only)

Parameter	Symbol	Conditions	HS (high-spe Mod	,	LS (low-spe Mod	Unit	
			MIN.	MAX.	MIN.	MAX.	
SCK00 cycle time	tксү1	tκcγ1 ≥ 2/fc∟κ	83.3		250		ns
SCK00 high-/low-	tкнı,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	tксү1/ 2 –7		tксү1/2–50		ns
level width	tĸ∟1	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	tксү1/2–10		tксү1/2–50		ns
SI00 setup time	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	23		110		ns
(to SCK00↑) ^{Note 1}		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	33		110		ns
SI00 hold time (from SCK00↑) ^{Note2}	tksi1		10		10		ns
Delay time from SCK00↓ to SO00 output ^{Note 3}	tkso1	C = 20 pF ^{Note 4}		10		10	ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

- **Notes 1.** When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The SI00 setup time becomes "to $SCK00\downarrow$ " when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
 - 2. When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The SI00 hold time becomes "from SCK00↓" when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
 - **3.** When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1. The delay time to SO00 output becomes "from SCK00∱" when DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
 - 4. C is the load capacitance of the SCK00 and SO00 output lines.
- **Caution** Select the normal input buffer for the SI00 pin and the normal output mode for the SO00 and SCK00 pins by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).
- Remarks 1. This specification is valid only when CSI00's peripheral I/O redirect function is not used.
 - 2. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS00 bit of serial mode register 00 (SMR00).)





CSI mode connection diagram (during communication at same potential)





CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



(Remarks are listed on the next page.)



19

25

25

25

19

25

25

25

ns

ns

ns

ns

Delay time from

SOp output Note 1

SCKp↑ to

tkso1

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$ Parameter Symbol Conditions HS (high-speed LS (low-speed Unit main) Mode main) Mode MIN. MAX. MIN. MAX. SIp setup time $4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ 44 tsik1 110 ns (to SCKp↓) Note 1 $C_{\text{b}}=30 \text{ pF}, \text{ R}_{\text{b}}=1.4 \text{ k}\Omega$ $2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ 44 110 ns $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ 1.8 V \leq V_{DD} < 3.3 V, 1.6 V \leq V_b \leq 2.0 V $^{\text{Note 2}},$ 110 110 ns $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$ Slp hold time 4.0 V \leq V_{DD} \leq 5.5 V, 2.7 V \leq V_b \leq 4.0 V, 19 tksi1 19 ns (from SCKp \downarrow) ^{Note 1} $C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$ $2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ 19 19 ns $C_b = 30 \text{ pF}, \text{ } \text{R}_b = 2.7 \text{ } \text{k}\Omega$

 $1.8 \text{ V} \le V_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le V_{\text{b}} \le 2.0 \text{ V}^{\text{Note 2}},$

 $4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$

 $2.7~V \leq V_{\text{DD}} < 4.0~V,\, 2.3~V \leq V_{\text{b}} \leq 2.7~V,$

 $1.8 \text{ V} \le V_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le V_{b} \le 2.0 \text{ V}^{\text{Note 2}},$

 $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$

 $C_b = 30 \text{ pF}, R_b = 1.4 \text{ } \text{k}\Omega$

 $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$

 $C_{\text{b}}=30 \text{ pF}, \text{ } \text{R}_{\text{b}}=5.5 \text{ } \text{k}\Omega$

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock

output) (3/3) (T_1 = 40 to 180 (180 (180 (180 (180))

- **Notes 1.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0. **2.** Use it with $V_{DD} \ge V_b$.
- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R_b [Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b [F]: Communication line (SCKp, SOp) load capacitance, V_b [V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)

CSI mode connection diagram (during communication at different potential)





2.5.2 Serial interface IICA

Parameter	Symbol	Conditions	HS	(high-spee	ed main) n	node	Unit
			LS	(low-spee	d main) m	ode	
			Standa	rd Mode	Fast	Mode	
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode: fclk≥ 3.5 MHz			0	400	kHz
		Normal mode: fcLK≥ 1 MHz	0	100			kHz
Setup time of restart condition	tsu:sta		4.7		0.6		μS
Hold time ^{Note 1}	thd:sta		4.0		0.6		μS
Hold time when SCLA0 = "L"	tLOW		4.7		1.3		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μs
Data setup time (reception)	tsu:dat		250		100		ns
Data hold time (transmission) ^{Note 2}	thd:dat		0	3.45	0	0.9	μs
Setup time of stop condition	tsu:sto		4.0		0.6		μs
Bus-free time	t BUF		4.7		1.3		μs

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

<R>

The first clock pulse is generated after this period when the start/restart condition is detected. Notes 1.

2. The maximum value (MAX.) of thD:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution Only in the 30-pin products, the values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Normal mode:	$C_b = 400 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega$
Fast mode:	C_b = 320 pF, Rb = 1.1 k Ω

IICA serial transfer timing





2.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode (TA = -40 to $+85^{\circ}$ C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	VLVDO	Power supply rise time	3.98	4.06	4.14	V
		Power supply fall time	3.90	3.98	4.06	V
	VLVD1	Power supply rise time	3.68	3.75	3.82	V
		Power supply fall time	3.60	3.67	3.74	V
	VLVD2	Power supply rise time	3.07	3.13	3.19	V
		Power supply fall time	3.00	3.06	3.12	V
	VLVD3	Power supply rise time	2.96	3.02	3.08	V
		Power supply fall time	2.90	2.96	3.02	V
	VLVD4	Power supply rise time	2.86	2.92	2.97	V
		Power supply fall time	2.80	2.86	2.91	V
	VLVD5	Power supply rise time	2.76	2.81	2.87	V
		Power supply fall time	2.70	2.75	2.81	V
	VLVD6	Power supply rise time	2.66	2.71	2.76	V
		Power supply fall time	2.60	2.65	2.70	V
	VLVD7	Power supply rise time	2.56	2.61	2.66	V
		Power supply fall time	2.50	2.55	2.60	V
	VLVD8	Power supply rise time	2.45	2.50	2.55	V
		Power supply fall time	2.40	2.45	2.50	V
	VLVD9	Power supply rise time	2.05	2.09	2.13	V
		Power supply fall time	2.00	2.04	2.08	V
	VLVD10	Power supply rise time	1.94	1.98	2.02	V
		Power supply fall time	1.90	1.94	1.98	V
	VLVD11	Power supply rise time	1.84	1.88	1.91	V
		Power supply fall time	1.80	1.84	1.87	V
Minimum pulse width	t∟w		300			μs
Detection delay time					300	μS



3.3 DC Characteristics

3.3.1 Pin characteristics

Γ _A = –40 to +105°C,	2.4 V ≤	$V_{DD} \leq 5.5 V, V_{SS} = 0 V$					(1/4)
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Output current, high ^{№ote 1}	Іон1	20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42 30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147				-3.0 Note 2	mA
		20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-9.0	mA
		Total of P40 to P42	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-6.0	mA
		30-pin products: Total of P00, P01, P40, P120 (When duty $\leq 70\%^{\text{Note 3}}$)	$2.4~V \leq V_{DD} < 2.7~V$			-4.5	mA
		20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-27.0	mA
		Total of P00 to P03 ^{Note 4} , P10 to P14	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-18.0	mA
		30-pin products: Total of P10 to P17, P30, P31, P50, P51, P147 (When duty \leq 70% ^{Note 3})	$2.4~V \leq V_{\text{DD}} < 2.7~V$			-10.0	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$)				-36.0	mA
	Іон2	Per pin for P20 to P23				-0.1	mA
		Total of all pins				-0.4	mA

Notes 1. value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

- 2. However, do not exceed the total current value.
- 3. The output current value under conditions where the duty factor \leq 70%. If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).
 - Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and $I_{OH} = -10.0$ mA
 - Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- 4. 24-pin products only.
- Caution P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products do not output high level in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(2) 30-pin products

(T _A = -40 to	+105°C,	$2.4 V \leq V_D$	□ ≤ 5.5 V, V ss =	= 0 V)						(1/2)
Parameter	Symbol		Conditions					TYP.	MAX.	Unit
Supply		Operating	HS (High-speed	$f_{IH} = 24 \ MHz^{Note 3}$	Basic	VDD = 5.0 V		1.5		mA
current ^{Note 1}		mode	main) mode ^{№084}		operation	VDD = 3.0 V		1.5		
					Normal	V _{DD} = 5.0 V		3.7	5.8	mA
					operation	V _{DD} = 3.0 V		3.7	5.8	
				f⊮ = 16 MHz ^{Note 3}		V _{DD} = 5.0 V		2.7	4.2	mA
						VDD = 3.0 V		2.7	4.2	
				$f_{MX} = 20 \text{ MHz}^{Note 2},$		Square wave input		3.0	4.9	mA
				$V_{\text{DD}} = 5.0 \text{ V}$		Resonator connection		3.2	5.0	
				$f_{MX}=20\ MHz^{\text{Note 2}},$		Square wave input		3.0	4.9	mA
				$V_{\text{DD}} = 3.0 \text{ V}$		Resonator connection		3.2	5.0	
				$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input		1.9	2.9	mA
				$V_{\text{DD}} = 5.0 \text{ V}$		Resonator connection		1.9	2.9	
				$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input		1.9	2.9	mA
				$V_{\text{DD}} = 3.0 \text{ V}$		Resonator connection		1.9	2.9	

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. When high-speed on-chip oscillator clock is stopped.
- 3. When high-speed system clock is stopped
- 4. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz VDD = 2.4 V to 5.5 V @1 MHz to 16 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$.



3.5 Peripheral Functions Characteristics

AC Timing Test Point



3.5.1 Serial array unit

(1) During communication at same potential (UART mode) (T_A = -40 to +105°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Transfer rate				fмск/12	bps
Note 1		Theoretical value of the maximum transfer rate $f_{CLK} = f_{MCK}^{Note2}$		2.0	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are: HS (high-speed main) mode: 24 MHz (2.7 V \leq V_{DD} \leq 5.5 V) 16 MHz (2.4 V \leq V_{DD} \leq 5.5 V)
- **Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

- 2. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
 - m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))





CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- Remarks 1. p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)
 2. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3))



Baud rate error (theoretical value) =

$$) = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \,[\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- 5. The smaller maximum transfer rate derived by using fMCK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq VDD < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =

 $\begin{array}{c} \displaystyle \frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \\ \hline \\ \displaystyle (\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits} \end{array} \times 100 \ [\%]$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 6. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.
- 7. The smaller maximum transfer rate derived by using fMCK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V \leq V_DD < 3.3 V, 1.6 V \leq V_b \leq 2.0 V

Maximum transfer rate =

$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = $\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \,[\%]$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 7 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



3.9 Dedicated Flash Memory Programmer Communication (UART)

	0.0	•, • • • • • • • • • • • • • • • • • •				
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

3.10 Timing of Entry to Flash Memory Programming Modes

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset are released before external release			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset are released before external release	10			μS
Time to hold the TOOL0 pin at the low level after the external reset is released	tнo	POR and LVD reset are released before external release	1			ms
(excluding the processing time of the firmware to control the flash memory)						



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
 - $t_{\text{su:}}$ Time to release the external reset after the TOOL0 pin is set to the low level
 - the: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



			Description
Rev.	Date	Page	Summary
2.00	Sep 06, 2013	55	Modification of description and Notes 3 and 4 in 2.6.1 (3)
		56	Modification of description and Notes 3 and 4 in 2.6.1 (4)
		57	Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics
		57	Modification of table and Note in 2.6.3 POR circuit characteristics
		58	Modification of table in 2.6.4 LVD circuit characteristics
		59	Modification of table of LVD detection voltage of interrupt & reset mode
		59	Modification of number and title to 2.6.5 Power supply voltage rising slope characteristics
		61	Modification of table, figure, and Remark in 2.10 Timing of Entry to Flash Memory
			Programming Modes
		62 to 103	Addition of products of industrial applications (G: $T_A = -40$ to $+105^{\circ}C$)
		104 to 106	Addition of products of industrial applications (G: $T_A = -40$ to $+105^{\circ}C$)
2.10	Mar 25, 2016	6	Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/G12
		7	Modification of Table 1-1 List of Ordering Part Numbers
		8	Addition of product name (RL78/G12) and description (Top View) in 1.4.1 20-pin products
		9	Addition of product name (RL78/G12) and description (Top View) in 1.4.2 24-pin products
		10	Addition of product name (RL78/G12) and description (Top View) in 1.4.3 30-pin products
		15	Modification of description in 1.7 Outline of Functions
		16	Modification of description, and addition of target products
		52	Modification of note 2 in 2.5.2 Serial interface IICA
		60	Modification of title and note, and addition of caution in 2.7 RAM Data Retention Characteristics
		60	Modification of conditions in 2.8 Flash Memory Programming Characteristics
		62	Modification of description, and addition of target products and remark
		94	Modification of note 2 in 3.5.2 Serial interface IICA
		102	Modification of title and note in 3.7 RAM Data Retention Characteristics
		102	Modification of conditions in 3.8 Flash Memory Programming Characteristics
		104 to 106	Addition of package name

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.