

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	30-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	30-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f102a7gsp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Code flash	Data flash	RAM	20 pins	24 pins	30 pins
16 KB	2 KB	2 KB	_	—	R5F102AA
	_		_	—	R5F103AA
	2 KB	1.5 KB	R5F1026A Note 1	R5F1027A ^{Note 1}	
	_		R5F1036A Note 1	R5F1037A Note 1	
12 KB	2KB	1 KB	R5F10269 Note 1	R5F10279 Note 1	R5F102A9
	_		R5F10369 Note 1	R5F10379 Note 1	R5F103A9
8 KB	2 KB	768 B	R5F10268 Note 1	R5F10278 Note 1	R5F102A8
	—		R5F10368 Note 1	R5F10378 Note 1	R5F103A8
4 KB	2KB	512 B	R5F10267	R5F10277	R5F102A7
	_		R5F10367	R5F10377	R5F103A7
2 KB	2 KB	256 B	R5F10266 Note 2		
	—		R5F10366 Note 2	—	

O ROM, RAM capacities

Notes 1. This is 640 bytes when the self-programming function or data flash function is used. (For details, see CHAPTER 3 CPU ARCHITECTURE.)


2. The self-programming function cannot be used for R5F10266 and R5F10366.

Caution When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.



1.4.2 24-pin products

<R> • 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)




Note Provided only in the R5F102 products.

Remarks 1. For pin identification, see 1.5 Pin Identification.

- 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).
- 3. It is recommended to connect an exposed die pad to Vss.



1.6.2 24-pin products



Note Provided only in the R5F102 products.



<R> 2. ELECTRICAL SPECIFICATIONS ($T_A = -40$ to +85°C)

<r></r>	This chapter de	scribes the following electrical specifications.
	Target products	A: Consumer applications T _A = -40 to +85°C
<r></r>		R5F102xxAxx, R5F103xxAxx
_		D: Industrial applications $T_A = -40$ to $+85^{\circ}C$
<r></r>		R5F102xxDxx, R5F103xxDxx
		G: Industrial applications when $T_A = -40$ to $+105^{\circ}C$ products is used in the range of $T_A = -40$ to $+85^{\circ}C$
<r></r>		R5F102xxGxx
	Cautions 1.	he RL78 microcontrollers have an on-chip debug function, which is provided for development and

Fautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

2. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product.



2.2 Oscillator Characteristics

2.2.1 X1 oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator /	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) ^{Note}	crystal oscillator	$1.8~V \leq V_{\text{DD}} < 2.7~V$	1.0		8.0	

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** When using the X1 oscillator, refer to **5.4 System Clock Oscillator**.

2.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Oscillators	Parameters	Conditions			TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		24	MHz
High-speed on-chip oscillator		R5F102 products	$T_A = -20 \text{ to } +85^\circ \text{C}$	-1.0		+1.0	%
clock frequency accuracy			$T_A = -40$ to $-20^{\circ}C$	-1.5		+1.5	%
		R5F103 products		-5.0		+5.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



2.3 DC Characteristics

2.3.1 Pin characteristics

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42 30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147				-10.0 Note 2	mA
		20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-30.0	mA
		Total of P40 to P42	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-6.0	mA
		30-pin products: Total of P00, P01, P40, P120 (When duty \leq 70% ^{Note 3})	$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$			-4.5	mA
		20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-80.0	mA
		Total of P00 to P03 ^{Note 4} , P10 to P14	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-18.0	mA
		30-pin products: Total of P10 to P17, P30, P31, P50, P51, P147 (When duty $\leq 70\%$ ^{Note 3})	$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$			-10.0	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$)				-100	mA
	Іон2	Per pin for P20 to P23				-0.1	mA
		Total of all pins				-0.4	mA

Notes 1. value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

- 2. However, do not exceed the total current value.
- 3. The output current value under conditions where the duty factor \leq 70%. If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).
 - Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and IOH = -10.0 mA
 - Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- 4. 24-pin products only.
- Caution P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products do not output high level in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



2.4 AC Characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$


Items	Symbol		Condition	IS	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main system	HS (High-	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.04167		1	μS
instruction execution time)		clock (fMAIN) operation	speed main) mode	$2.4~V \leq V_{\text{DD}} < 2.7~V$	0.0625		1	μS
			LS (Low- speed main) mode	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	0.125		1	μS
		During self	HS (High-	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.04167		1	μS
		programming	speed main) mode	$2.4~V \leq V_{\text{DD}} < 2.7~V$	0.0625		1	μS
			LS (Low- speed main) mode	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	0.125		1	μS
External main system clock	fex	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			1.0		20.0	MHz
frequency		$2.4~V \leq V_{\text{DD}} < 2.7~V$			1.0		16.0	MHz
		$1.8~V \leq V_{\text{DD}} < 2$.4 V		1.0		8.0	MHz
External main system clock	texh, texl	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		24			ns	
input high-level width, low- level width		$2.4~V \leq V_{\text{DD}} < 2.7~V$			30			ns
		$1.8~V \leq V_{\text{DD}} < 2.4~V$						ns
TI00 to TI07 input high-level width, low-level width	t⊓∺, t⊓∟				1/fмск + 10			ns
TO00 to TO07 output	fто	$4.0~V \leq V_{\text{DD}} \leq 5$.5 V				12	MHz
frequency		$2.7~V \leq V_{\text{DD}} < 4$.0 V				8	MHz
		$1.8~V \leq V_{\text{DD}} < 2$.7 V				4	MHz
PCLBUZ0, or PCLBUZ1	f PCL	$4.0~V \leq V_{\text{DD}} \leq 5$.5 V				16	MHz
output frequency		$2.7~V \leq V_{\text{DD}} < 4$.0 V				8	MHz
		$1.8~V \leq V_{\text{DD}} < 2.7~V$					4	MHz
INTP0 to INTP5 input high- level width, low-level width	tın⊤н, tın⊤∟				1			μS
KR0 to KR9 input available width	tкя				250			ns
RESET low-level width	tRSL				10			μs

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))




AC Timing Test Point





2.5 Peripheral Functions Characteristics

AC Timing Test Point



2.5.1 Serial array unit

(1) During communication at same potential (UART mode) ($T_A = -40$ to $+85^{\circ}$ C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

(1A = 10.10	,								
Parameter	Symbol	Conditions		hbol Conditions HS (high- main) M		•	•	/-speed Mode	Unit
			MIN.	MAX.	MIN.	MAX.			
Transfer rate				fмск/6		fмск/6	bps		
Note 1		Theoretical value of the maximum transfer rate $f_{\text{CLK}} = f_{\text{MCK}}{}^{\text{Note2}}$		4.0		1.3	Mbps		

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.


2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are: HS (high-speed main) mode: 24 MHz (2.7 V \leq VDD \leq 5.5 V)

16 MHz (2.4 V
$$\leq$$
 VDD \leq 5.5 V)


LS (low-speed main) mode: 8 MHz (1.8 V
$$\leq$$
 VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

Parameter	Symbol		Conditions	HS (high-spe Mode	,	LS (low-speed main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	$t_{KCY1} \geq 4/f_{CLK}$	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	300		1150		ns
			$2.7~V \leq V_b \leq 4.0~V,$					
			$C_{b}=30 \text{ pF}, \text{R}_{b}=1.4 \text{k}\Omega$					
			$2.7~V \leq V_{\text{DD}} < 4.0~V,$	500		1150		ns
			$2.3~V \leq V_b \leq 2.7~V,$					
			$C_{b}=30 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$					
			$1.8~V \leq V_{\text{DD}} < 3.3~V,$	1150		1150		ns
			1.6 V \leq V_b \leq 2.0 V $^{\text{Note}}$,					
			C_b = 30 pF, R_b = 5.5 k Ω					
SCKp high-level width	tкнı	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$		tксү1/2 –75		tксү1/2-75		ns
		C _b = 30 pF, R	b = 1.4 kΩ					
		$2.7 \text{ V} \leq V_{\text{DD}} <$	$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$			tксү1/2–170		ns
		$C_b = 30 \text{ pF}, \text{ R}$	b = 2.7 kΩ					
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} <$	3.3 V, 1.6 V \leq V_b \leq 2.0 V $^{\text{Note}}$,	tксү1/2 –458		tксү1/2-458		ns
		$C_b = 30 \text{ pF}, \text{ R}$	$h_{b} = 5.5 \text{ k}\Omega$					
SCKp low-level width	tĸ∟1	$4.0~V \leq V_{\text{DD}} \leq$	5.5 V, 2.7 V \leq V_b \leq 4.0 V,	tксү1/2 −12		tксү1/2–50		ns
		$C_b = 30 \text{ pF}, \text{ R}$	b = 1.4 kΩ					
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} <$	$4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$	tксү1/2-18		tксү1/2–50		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$						
		$1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note}},$		tксү1/2 –50		tксү1/2–50		ns
		$C_{b} = 30 \text{ pF}, \text{ R}$	$h_{\rm b} = 5.5 \ {\rm k}\Omega$					

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

 $\label{eq:Note} \textbf{Note} \quad \textbf{Use it with } V_{\text{DD}} \geq V_{\text{b}}.$

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R_b [Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b [F]: Communication line (SCKp, SOp) load capacitance, V_b [V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20)



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

Parameter	Symbol	Conditions	、 、	h-speed Mode	LS (low-speed main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note 1}	tsıkı	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	81		479		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	177		479		ns
			479		479		ns
SIp hold time (from SCKp↑) ^{Note 1}	tksii		19		19		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	19		19		ns
		$\label{eq:VD} \begin{split} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \\ C_{b} = 30 \ \text{pF}, \ R_{b} = 5.5 \ \text{k}\Omega \end{split}$	19		19		ns
Delay time from SCKp↓ to	tkso1	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		100		100	ns
SOp output Note 1		$\label{eq:VDD} \begin{split} 2.7 \ V &\leq V_{DD} < 4.0 \ V, \ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		195		195	ns
		$\label{eq:VDD} \begin{split} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \\ C_{b} = 30 \ \text{pF}, \ R_{b} = 5.5 \ \text{k}\Omega \end{split}$		483		483	ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. Use it with $V_{DD} \ge V_b$.

(Cautions and Remarks are listed on the next page.)



19

25

25

25

19

25

25

25

ns

ns

ns

ns

Delay time from

SOp output Note 1

SCKp↑ to

tkso1

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$ Parameter Symbol Conditions HS (high-speed LS (low-speed Unit main) Mode main) Mode MIN. MAX. MIN. MAX. SIp setup time $4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ 44 tsik1 110 ns (to SCKp↓) Note 1 $C_{\text{b}}=30 \text{ pF}, \text{ R}_{\text{b}}=1.4 \text{ k}\Omega$ $2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ 44 110 ns $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ 1.8 V \leq V_{DD} < 3.3 V, 1.6 V \leq V_b \leq 2.0 V $^{\text{Note 2}},$ 110 110 ns $C_b = 30 \text{ pF}, \text{ } \text{R}_b = 5.5 \text{ } \text{k}\Omega$ Slp hold time 4.0 V \leq V_{DD} \leq 5.5 V, 2.7 V \leq V_b \leq 4.0 V, 19 tksi1 19 ns (from SCKp \downarrow) ^{Note 1} $C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$ $2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ 19 19 ns $C_b = 30 \text{ pF}, \text{ } \text{R}_b = 2.7 \text{ } \text{k}\Omega$

 $1.8 \text{ V} \le V_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le V_{\text{b}} \le 2.0 \text{ V}^{\text{Note 2}},$

 $4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$

 $2.7~V \leq V_{\text{DD}} < 4.0~V,\, 2.3~V \leq V_{\text{b}} \leq 2.7~V,$

 $1.8 \text{ V} \le V_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le V_{b} \le 2.0 \text{ V}^{\text{Note 2}},$

 $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$

 $C_b = 30 \text{ pF}, R_b = 1.4 \text{ } \text{k}\Omega$

 $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$


 $C_{\text{b}}=30 \text{ pF}, \text{ } \text{R}_{\text{b}}=5.5 \text{ } \text{k}\Omega$

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock

output) (3/3) (T_ = $40 \pm 25\%$ 1.8 V < V = 55% V V = 0.0%

- **Notes 1.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0. **2.** Use it with $V_{DD} \ge V_b$.
- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.
 - **Remarks 1.** R_b [Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b [F]: Communication line (SCKp, SOp) load capacitance, V_b [V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)

CSI mode connection diagram (during communication at different potential)





Parameter	Symbol	C	onditions	HS (high-spo Mod	,	LS (low-spe Mod		Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1	t ксү2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	20 MHz < fmck \leq 24 MHz	12/fмск		-		ns
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмск ≤ 20 MHz	10/fмск		-		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	8/fмск		16/fмск		ns
			fмск \leq 4 MHz	6/fмск		10/f мск		ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V,$	20 MHz < fмск \leq 24 MHz	16/fмск		I		ns
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмск ≤ 20 MHz	14/fмск		ļ		ns
			8 MHz < fmck \leq 16 MHz	12/fмск		I		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	8/fмск		16/fмск		ns
			fмск ≤ 4 MHz	6/fмск		10/f мск		ns
		$1.8~V \leq V_{\text{DD}} < 3.3~V,$	20 MHz < fмск \leq 24 MHz	36/fмск		I		ns
		$\begin{array}{l} 1.6 \ V \leq V_b \leq 2.0 \ V \\ _{Note \ 2} \end{array}$	16 MHz < fмск \leq 20 MHz	32/fмск		ļ		ns
			8 MHz < fmck \leq 16 MHz	26/f мск		ļ		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	16/fмск		16/fмск		ns
			fмск \leq 4 MHz	10/fмск		10/f мск		ns
SCKp high-/low-level	tкн2,	$4.0 \ V \le V_{\text{DD}} \le 5.5 \ V, \ 2.7 \ V \le V_b \le 4.0 \ V$		tксү2/2 – 12		tксү2/2 – 50		ns
width	tĸl2	$2.7~V \leq V_{\text{DD}} < 4.0~V,$	$2.3~V \leq V_{b} \leq 2.7~V$	tkcy2/2 - 18		tксү2/2 – 50		ns
		$1.8~V \leq V_{\text{DD}} < 3.3~V,$	$1.6~V \leq V_{b} \leq 2.0~V^{\text{Note 2}}$	tkcy2/2 - 50		tксү2/2 – 50		ns
SIp setup time	tsik2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	$2.7~V \leq V_{\text{DD}} \leq 4.0~V$	1/fмск + 20		1/fмск + 30		ns
(to SCKp↑) ^{Note 3}		$2.7~V \leq V_{\text{DD}} < 4.0~V,$	$2.3~V \leq V_{\text{b}} \leq 2.7~V$	1/fмск + 20		1/fмск + 30		ns
		$1.8~V \leq V_{\text{DD}} < 3.3~V,$	$1.6~V \leq V_{\text{DD}} \leq 2.0~V^{\text{Note 2}}$	1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) ^{Note 4}	tksi2			1/fмск + 31		1/fмск + 31		ns
Delay time from	tĸso2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	$2.7~V \leq V_b \leq 4.0~V,$		2/fмск +		2/fмск +	ns
SCKp↓ to SOp		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4$	kΩ		120		573	
output Note 5		$2.7~V \leq V_{\text{DD}} < 4.0~V,$	$2.3~V \leq V_{b} \leq 2.7~V,$		2/fмск +		2/fмск +	ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 2.7$	kΩ		214		573	
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 3.3 \text{ V},$	$1.6~V \leq V_{b} \leq 2.0~V^{\text{Note 2}},$		2/fмск +		2/fмск +	ns
		C _b = 30 pF, R _b = 5.5	kΩ		573		573	

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) ($T_A = -40$ to $+85^{\circ}$ C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

 $\textbf{2.} \quad \textbf{Use it with } V_{\text{DD}} \geq V_{\text{b}}.$

- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Cautions 1. Select the TTL input buffer for the SIp and SCKp pins and the N-ch open drain output (Vbb tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For ViH and ViL, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.



Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When AV_{REFP} < V_{DD}, the MAX. values are as follows. Overall error: Add ±1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}. Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AV_{REFP} = V_{DD}. Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AV_{REFP} = V_{DD}.
- 4. Values when the conversion time is set to 57 μs (min.) and 95 μs (max.).
- 5. Refer to 28.6.2 Temperature sensor/internal reference voltage characteristics.
- (2) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI22

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AV}_{REFP} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{AV}_{REFP}, \text{ Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		10	bit
Overall error Note 1	AINL	10-bit resolution			1.2	±5.0	LSB
		$AV_{REFP} = V_{DD}^{Note 3}$			1.2	$\pm 8.5^{\text{Note 4}}$	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \le V \text{DD} \le 5.5~V$	2.125		39	μS
		Target ANI pin: ANI16 to ANI22	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μS
			$1.8~V \le V \text{DD} \le 5.5~V$	17		39	μS
				57		95	μS
Zero-scale error Notes 1, 2	EZS	10-bit resolution				±0.35	%FSR
		$AV_{REFP} = V_{DD}^{Note 3}$				$\pm 0.60^{\text{Note 4}}$	%FSR
Full-scale error Notes 1, 2	EFS	10-bit resolution				±0.35	%FSR
		$AV_{REFP} = V_{DD}{}^{Note 3}$				$\pm 0.60^{\text{Note 4}}$	%FSR
Integral linearity error Note 1	ILE	10-bit resolution				±3.5	LSB
		$AV_{REFP} = V_{DD}^{Note 3}$				$\pm 6.0^{\text{Note 4}}$	LSB
Differential linearity	DLE	10-bit resolution				±2.0	LSB
error ^{Note 1}		AV _{REFP} = V _{DD} ^{Note 3}				±2.5 ^{Note 4}	LSB
Analog input voltage	VAIN	ANI16 to ANI22		0		AVREFP and VDD	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When AV_{REFP} \leq V_{DD}, the MAX. values are as follows. Overall error: Add ±4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}. Zero-scale error/Full-scale error: Add ±0.20%FSR to the MAX. value when AV_{REFP} = V_{DD}. Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.
- 4. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).



(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{ss} (ADREFM = 0), target pin: ANI0 to ANI3, ANI16 to ANI22, internal reference voltage, and temperature sensor output voltage

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Resolution	Res			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution			1.2	±7.0	LSB
					1.2	$\pm 10.5^{\text{Note 3}}$	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V\text{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI0 to ANI3, ANI16 to ANI22	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μS
		ANIT6 to ANI22	$1.8~V \leq V \text{DD} \leq 5.5~V$	17		39	μS
				57		95	μS
Conversion time	tconv	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: internal reference	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.5625		39	μS
voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μS		
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution				±0.60	%FSR
						±0.85 Note 3	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution				±0.60	%FSR
						±0.85 Note 3	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution				±4.0	LSB
						±6.5 Note 3	LSB
Differential linearity error Note 1	DLE	10-bit resolution				±2.0	LSB
						±2.5 Note 3	LSB
Analog input voltage	VAIN	ANI0 to ANI3, ANI16 to ANI2	2	0		VDD	V
		Internal reference voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode)		VBGR Note 4			V
		Temperature sensor output v (2.4 V \leq VDD \leq 5.5 V, HS (high	VTMPS25 ^{Note 4}			V	

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{DD}, \text{ Reference voltage (-)} = \text{V}_{SS})$

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When the conversion time is set to 57 μs (min.) and 95 μs (max.).
- 4. Refer to 28.6.2 Temperature sensor/internal reference voltage characteristics.



(1) 20-, 24-pin products

T _A = -40 to	<u>+105°C, :</u>	2.4 V ≤ `	V DD \leq 5.5 V, Vss	= 0 V)					(2/2)
Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD2 Note 2	HALT	HS (High-speed	fill = 24 MHz ^{Note 4}	VDD = 5.0 V		440	2230	μA
current ^{Note 1}		mode	main) mode ^{Note 6}		VDD = 3.0 V		440	2230	
				fıн = 16 MHz ^{№ote 4}	VDD = 5.0 V		400	1650	μA
					V _{DD} = 3.0 V		400	1650	
				fмх = 20 MHz ^{Note 3} ,	Square wave input		280	1900	μA
	$V_{DD} = 5.0 V$	Resonator connection		450	2000				
				$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		280	1900	μA
	$V_{DD} = 3.0 V$	$V_{DD} = 3.0 V$	Resonator connection		450	2000			
		$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		190	1010	μA	
				$V_{DD} = 5.0 V$	Resonator connection		260	1090	
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		190	1010	μA
				$V_{DD} = 3.0 V$	/ _{DD} = 3.0 V Resonator connection		260	1090	
	DD3 Note 5	STOP	$T_A = -40^{\circ}C$				0.19	0.50	μA
		mode	T _A = +25°C				0.24	0.50	
			T _A = +50°C				0.32	0.80	
			T _A = +70°C				0.48	1.20	
			T _A = +85°C T _A = +105°C				0.74	2.20	
							1.50	10.20	

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- **2.** During HALT instruction execution by flash memory.
- **3.** When high-speed on-chip oscillator clock is stopped.
- 4. When high-speed system clock is stopped.
- 5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS (High speed main) mode: $V_{DD} = 2.7$ V to 5.5 V @1 MHz to 24 MHz $V_{DD} = 2.4$ V to 5.5 V @1 MHz to 16 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fill: high-speed on-chip oscillator clock frequency
 - 3. Except temperature condition of the TYP. value is $T_A = 25^{\circ}C$, other than STOP mode



(0/0)

Parameter	Symbol	Conditions		HS (high-spee	Unit	
				MIN.	MAX.	
SCKp cycle time	tксу1 tксу1 ≥ 4/fclк		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	334		ns
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	500		ns
SCKp high-/low-level width	tкнı,			tксү1/2–24		ns
	tĸ∟ı			tксү1/2–36		ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		tксү1/2–76		ns
SIp setup time (to SCKp \uparrow) ^{Note 1}	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5$.5 V	66		ns
		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		66		ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		113		ns
SIp hold time (from SCKp \uparrow) Note 2	tksi1			38		ns
Delay time from SCKp↓ to SOp output ^{Note 3}	tkso1	C = 30 pF ^{Note4}			50	ns

(2) During communication at same potential (CSI mode) (master mode, SCKp internal clock output)
$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- **Caution** Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).
- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)
 - 2. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3))



3.6.2 Temperature sensor/internal reference voltage characteristics

		/ \ 				
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.50	V
Temperature coefficient	Fvtmps	Temperature sensor output voltage that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tамр		5			μs


(T_A = -40 to $+105^{\circ}$ C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, HS (high-speed main) mode

3.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.45	1.51	1.57	V
	VPDR	Power supply fall time	1.44	1.50	1.56	V
Minimum pulse width Note	TPW		300			μs

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





3.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode (T_A = -40 to +105°C, V_{PDR} \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	VLVDO	Power supply rise time	3.90	4.06	4.22	V
		Power supply fall time	3.83	3.98	4.13	V
	VLVD1	Power supply rise time	3.60	3.75	3.90	V
		Power supply fall time	3.53	3.67	3.81	V
	VLVD2	Power supply rise time	3.01	3.13	3.25	V
		Power supply fall time	2.94	3.06	3.18	V
	V _{LVD3}	Power supply rise time	2.90	3.02	3.14	V
		Power supply fall time	2.85	2.96	3.07	V
	VLVD4	Power supply rise time	2.81	2.92	3.03	V
		Power supply fall time	2.75	2.86	2.97	V
	VLVD5	Power supply rise time	2.70	2.81	2.92	V
		Power supply fall time	2.64	2.75	2.86	V
	VLVD6	Power supply rise time	2.61	2.71	2.81	V
		Power supply fall time	2.55	2.65	2.75	V
	VLVD7	Power supply rise time	2.51	2.61	2.71	V
		Power supply fall time	2.45	2.55	2.65	V
Minimum pulse width	tıw		300			μs
Detection delay time					300	μs



Rising reset release voltage

Falling interrupt voltage

MAX.

2.86

3.03

2.97

3.14

3.07

4.22

4.13

3.90

3.83

4.06

3.98

Unit

v

V

V

v

٧

V

٧

LVD detection voltage of interrupt & reset mode

(T _A = −40 to +10	5°C, Vpd	$r \leq V dc$	o ≤ 5.5 V, Vss = 0 V)				
Parameter	Symbol		Cone	ditions	MIN.	TYP.	
Interrupt and reset	VLVDD0	VPOC2,	VPOC1, VPOC1 = 0, 1, 1, fal	2.64	2.75		
mode	VLVDD1		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.81	2.92	
				Falling interrupt voltage	2.75	2.86	
	VLVDD2		LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.90	3.02	
				Falling interrupt voltage	2.85	2.96	

LVIS1, LVIS0 = 0, 0

3.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

VLVDD3

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 29.4 AC Characteristics.

