



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 24MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, UART/USART   |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 23  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 2K x 8  |
| RAM Size                   | 768 x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 8x8/10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 30-LSSOP (0.240", 6.10mm Width)   |
| Supplier Device Package    | 30-LSSOP  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f102a8asp-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f102a8asp-v0</a> |

## ○ ROM, RAM capacities

| Code flash | Data flash | RAM    | 20 pins                    | 24 pins                    | 30 pins  |
|------------|------------|--------|----------------------------|----------------------------|----------|
| 16 KB      | 2 KB       | 2 KB   | —                          | —                          | R5F102AA |
|            | —          |        | —                          | —                          | R5F103AA |
|            | 2 KB       | 1.5 KB | R5F1026A <sup>Note 1</sup> | R5F1027A <sup>Note 1</sup> | —        |
|            | —          |        | R5F1036A <sup>Note 1</sup> | R5F1037A <sup>Note 1</sup> | —        |
| 12 KB      | 2KB        | 1 KB   | R5F10269 <sup>Note 1</sup> | R5F10279 <sup>Note 1</sup> | R5F102A9 |
|            | —          |        | R5F10369 <sup>Note 1</sup> | R5F10379 <sup>Note 1</sup> | R5F103A9 |
| 8 KB       | 2 KB       | 768 B  | R5F10268 <sup>Note 1</sup> | R5F10278 <sup>Note 1</sup> | R5F102A8 |
|            | —          |        | R5F10368 <sup>Note 1</sup> | R5F10378 <sup>Note 1</sup> | R5F103A8 |
| 4 KB       | 2KB        | 512 B  | R5F10267                   | R5F10277                   | R5F102A7 |
|            | —          |        | R5F10367                   | R5F10377                   | R5F103A7 |
| 2 KB       | 2 KB       | 256 B  | R5F10266 <sup>Note 2</sup> | —                          | —        |
|            | —          |        | R5F10366 <sup>Note 2</sup> | —                          | —        |

**Notes** 1. This is 640 bytes when the self-programming function or data flash function is used. (For details, see **CHAPTER 3 CPU ARCHITECTURE**.)


2. The self-programming function cannot be used for R5F10266 and R5F10366.

**Caution** When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.







## 1.5 Pin Identification




|                                  |   |                                       |   |
|----------------------------------|---|---------------------------------------|---|
| ANI0 to ANI3,<br>ANI16 to ANI22: | Analog input                                | REGC:                                 | Regulator Capacitance                     |
| AVREFM:                          | Analog Reference Voltage Minus              | $\overline{\text{RESET}}$ :           | Reset                                     |
| AVREFP:                          | Analog reference voltage plus               | RxD0 to RxD2:                         | Receive Data                              |
| EXCLK:                           | External Clock Input<br>(Main System Clock) | SCK00, SCK01, SCK11,<br>SCK20:        | Serial Clock Input/Output                 |
| INTP0 to INTP5                   | Interrupt Request From Peripheral           | SCL00, SCL01,<br>SCL11, SCL20, SCLA0: | Serial Clock Input/Output                 |
| KR0 to KR9:                      | Key Return                                  | SDA00, SDA01, SDA11,<br>SDA20, SDAA0: | Serial Data Input/Output                  |
| P00 to P03:                      | Port 0                                      | SI00, SI01, SI11, SI20:               | Serial Data Input                         |
| P10 to P17:                      | Port 1                                      | SO00, SO01, SO11,<br>SO20:            | Serial Data Output                        |
| P20 to P23:                      | Port 2                                      | TI00 to TI07:                         | Timer Input                               |
| P30 to P31:                      | Port 3                                      | TO00 to TO07:                         | Timer Output                              |
| P40 to P42:                      | Port 4                                      | TOOL0:                                | Data Input/Output for Tool                |
| P50, P51:                        | Port 5                                      | TOOLRxD, TOOLTxD:                     | Data Input/Output for External<br>Device  |
| P60, P61:                        | Port 6                                      | TxD0 to TxD2:                         | Transmit Data                             |
| P120 to P122, P125:              | Port 12                                     | VDD:                                  | Power supply                              |
| P137:                            | Port 13                                     | VSS:                                  | Ground                                    |
| P147:                            | Port 14                                     | X1, X2:                               | Crystal Oscillator (Main System<br>Clock) |
| PCLBUZ0, PCLBUZ1:                | Programmable Clock Output/<br>Buzzer Output |                                       |   |

## 1.6.2 24-pin products



**Note** Provided only in the R5F102 products.

**AC Timing Test Point****External Main System Clock Timing****TI/TO Timing****Interrupt Request Input Timing****Key Interrupt Input Timing****RESET Input Timing**

**CSI mode connection diagram (during communication at same potential)****CSI mode serial transfer timing (during communication at same potential)  
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)****CSI mode serial transfer timing (during communication at same potential)  
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**

(Remarks are listed on the next page.)

- Notes**
1. When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1
  2. When DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.

**Caution** Select the TTL input buffer for the SI00 pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SO00 pin and SCK00 pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).  
**For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.**

- Remarks**
1.  $R_b$  [ $\Omega$ ]: Communication line (SCK00, SO00) pull-up resistance,  $C_b$  [F]: Communication line (SCK00, SO00) load capacitance,  $V_b$  [V]: Communication line voltage
  2.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS00 bit of serial mode register 00 (SMR00).)

**(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)**  
**(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)**

| Parameter   | Symbol                                 | Conditions   |                                    | HS (high-speed main)<br>Mode |                             | LS (low-speed main)<br>Mode |                             | Unit |
|---|--|--|------------------------------------|------------------------------|-----------------------------|-----------------------------|-----------------------------|------|
|   |  |  |                                    | MIN.                         | MAX.                        | MIN.                        | MAX.                        |      |
| SCKp cycle time <sup>Note 1</sup>                           | t <sub>KCY2</sub>                      | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V   | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz | 12/f <sub>MCK</sub>          |                             | —                           |                             | ns   |
|   |  |  | 8 MHz < f <sub>MCK</sub> ≤ 20 MHz  | 10/f <sub>MCK</sub>          |                             | —                           |                             | ns   |
|   |  |  | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz   | 8/f <sub>MCK</sub>           |                             | 16/f <sub>MCK</sub>         |                             | ns   |
|   |  |  | f <sub>MCK</sub> ≤ 4 MHz           | 6/f <sub>MCK</sub>           |                             | 10/f <sub>MCK</sub>         |                             | ns   |
|   |  | 2.7 V ≤ V <sub>DD</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V   | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz | 16/f <sub>MCK</sub>          |                             | —                           |                             | ns   |
|   |  |  | 16 MHz < f <sub>MCK</sub> ≤ 20 MHz | 14/f <sub>MCK</sub>          |                             | —                           |                             | ns   |
|   |  |  | 8 MHz < f <sub>MCK</sub> ≤ 16 MHz  | 12/f <sub>MCK</sub>          |                             | —                           |                             | ns   |
|   |  |  | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz   | 8/f <sub>MCK</sub>           |                             | 16/f <sub>MCK</sub>         |                             | ns   |
|   |  |  | f <sub>MCK</sub> ≤ 4 MHz           | 6/f <sub>MCK</sub>           |                             | 10/f <sub>MCK</sub>         |                             | ns   |
|   |  | 1.8 V ≤ V <sub>DD</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup>   | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz | 36/f <sub>MCK</sub>          |                             | —                           |                             | ns   |
|   |  |  | 16 MHz < f <sub>MCK</sub> ≤ 20 MHz | 32/f <sub>MCK</sub>          |                             | —                           |                             | ns   |
|   |  |  | 8 MHz < f <sub>MCK</sub> ≤ 16 MHz  | 26/f <sub>MCK</sub>          |                             | —                           |                             | ns   |
|   |  |  | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz   | 16/f <sub>MCK</sub>          |                             | 16/f <sub>MCK</sub>         |                             | ns   |
|   |  |  | f <sub>MCK</sub> ≤ 4 MHz           | 10/f <sub>MCK</sub>          |                             | 10/f <sub>MCK</sub>         |                             | ns   |
| SCKp high-/low-level width                                  | t <sub>KH2</sub> ,<br>t <sub>KL2</sub> | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V  |                                    | t <sub>KCY2</sub> /2 - 12    |                             | t <sub>KCY2</sub> /2 - 50   |                             | ns   |
|   |  | 2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V  |                                    | t <sub>KCY2</sub> /2 - 18    |                             | t <sub>KCY2</sub> /2 - 50   |                             | ns   |
|   |  | 1.8 V ≤ V <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup>  |                                    | t <sub>KCY2</sub> /2 - 50    |                             | t <sub>KCY2</sub> /2 - 50   |                             | ns   |
| Slp setup time<br>(to SCKp↑) <sup>Note 3</sup>              | t <sub>SIK2</sub>                      | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>DD</sub> ≤ 4.0 V   |                                    | 1/f <sub>MCK</sub> + 20      |                             | 1/f <sub>MCK</sub> + 30     |                             | ns   |
|   |  | 2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V  |                                    | 1/f <sub>MCK</sub> + 20      |                             | 1/f <sub>MCK</sub> + 30     |                             | ns   |
|   |  | 1.8 V ≤ V <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>DD</sub> ≤ 2.0 V <sup>Note 2</sup>   |                                    | 1/f <sub>MCK</sub> + 30      |                             | 1/f <sub>MCK</sub> + 30     |                             | ns   |
| Slp hold time<br>(from SCKp↑) <sup>Note 4</sup>             | t <sub>KSI2</sub>                      |  |                                    | 1/f <sub>MCK</sub> + 31      |                             | 1/f <sub>MCK</sub> + 31     |                             | ns   |
| Delay time from<br>SCKp↓ to SOP<br>output <sup>Note 5</sup> | t <sub>KSO2</sub>                      | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                    |                                    |                              | 2/f <sub>MCK</sub> +<br>120 |                             | 2/f <sub>MCK</sub> +<br>573 | ns   |
|   |  | 2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                    |                                    |                              | 2/f <sub>MCK</sub> +<br>214 |                             | 2/f <sub>MCK</sub> +<br>573 | ns   |
|   |  | 1.8 V ≤ V <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ |                                    |                              | 2/f <sub>MCK</sub> +<br>573 |                             | 2/f <sub>MCK</sub> +<br>573 | ns   |


- Notes**
1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
  2. Use it with V<sub>DD</sub> ≥ V<sub>b</sub>.
  3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOP output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Cautions**

1. Select the TTL input buffer for the Slp and SCKp pins and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SOP pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).  
**For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.**


2. CSI01 and CSI11 cannot communicate at different potential.



**CSI mode connection diagram (during communication at different potential)**

- Remarks**
1.  $R_b$  [ $\Omega$ ]: Communication line (SOp) pull-up resistance,  $C_b$  [F]: Communication line (SOp) load capacitance,  $V_b$  [V]: Communication line voltage
  2. p: CSI number ( $p = 00, 20$ ), m: Unit number ( $m = 0, 1$ ), n: Channel number ( $n = 0$ )
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number ( $mn = 00, 10$ ))

**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**LVD detection voltage of interrupt & reset mode****( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{PDR} \leq V_{DD} \leq 5.5$  V,  $V_{SS} = 0$  V)**

| Parameter                | Symbol            | Conditions   |                              | MIN. | TYP. | MAX. | Unit |
|--------------------------|-------------------|--|------------------------------|------|------|------|------|
| Interrupt and reset mode | V <sub>LVD0</sub> | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 0, 1, falling reset voltage |                              | 1.80 | 1.84 | 1.87 | V    |
|                          | V <sub>LVD1</sub> | LVIS1, LVIS0 = 1, 0  | Rising reset release voltage | 1.94 | 1.98 | 2.02 | V    |
|                          |                   |  | Falling interrupt voltage    | 1.90 | 1.94 | 1.98 | V    |
|                          | V <sub>LVD2</sub> | LVIS1, LVIS0 = 0, 1  | Rising reset release voltage | 2.05 | 2.09 | 2.13 | V    |
|                          |                   |  | Falling interrupt voltage    | 2.00 | 2.04 | 2.08 | V    |
|                          | V <sub>LVD3</sub> | LVIS1, LVIS0 = 0, 0  | Rising reset release voltage | 3.07 | 3.13 | 3.19 | V    |
|                          |                   |  | Falling interrupt voltage    | 3.00 | 3.06 | 3.12 | V    |
|                          | V <sub>LVD0</sub> | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 1, 0, falling reset voltage |                              | 2.40 | 2.45 | 2.50 | V    |
|                          | V <sub>LVD1</sub> | LVIS1, LVIS0 = 1, 0  | Rising reset release voltage | 2.56 | 2.61 | 2.66 | V    |
|                          |                   |  | Falling interrupt voltage    | 2.50 | 2.55 | 2.60 | V    |
|                          | V <sub>LVD2</sub> | LVIS1, LVIS0 = 0, 1  | Rising reset release voltage | 2.66 | 2.71 | 2.76 | V    |
|                          |                   |  | Falling interrupt voltage    | 2.60 | 2.65 | 2.70 | V    |
|                          | V <sub>LVD3</sub> | LVIS1, LVIS0 = 0, 0  | Rising reset release voltage | 3.68 | 3.75 | 3.82 | V    |
|                          |                   |  | Falling interrupt voltage    | 3.60 | 3.67 | 3.74 | V    |
|                          | V <sub>LVD0</sub> | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 1, 1, falling reset voltage |                              | 2.70 | 2.75 | 2.81 | V    |
|                          | V <sub>LVD1</sub> | LVIS1, LVIS0 = 1, 0  | Rising reset release voltage | 2.86 | 2.92 | 2.97 | V    |
|                          |                   |  | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V    |
|                          | V <sub>LVD2</sub> | LVIS1, LVIS0 = 0, 1  | Rising reset release voltage | 2.96 | 3.02 | 3.08 | V    |
|                          |                   |  | Falling interrupt voltage    | 2.90 | 2.96 | 3.02 | V    |
|                          | V <sub>LVD3</sub> | LVIS1, LVIS0 = 0, 0  | Rising reset release voltage | 3.98 | 4.06 | 4.14 | V    |
|                          |                   |  | Falling interrupt voltage    | 3.90 | 3.98 | 4.06 | V    |

**2.6.5 Power supply voltage rising slope characteristics****( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{SS} = 0$  V)**

| Parameter                         | Symbol           | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|------------------|------------|------|------|------|------|
| Power supply voltage rising slope | S <sub>VDD</sub> |            |      |      | 54   | V/ms |


**Caution** Make sure to keep the internal reset state by the LVD circuit or an external reset until  $V_{DD}$  reaches the operating voltage range shown in 28.4 AC Characteristics.

## &lt;R&gt; 2.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

**( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter                     | Symbol     | Conditions | MIN.                 | TYP. | MAX. | Unit |
|-------------------------------|------------|------------|----------------------|------|------|------|
| Data retention supply voltage | $V_{DDDR}$ |            | 1.46 <sup>Note</sup> |      | 5.5  | V    |

<R> **Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



## 2.8 Flash Memory Programming Characteristics

**( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| <R> | Parameter  | Symbol            | Conditions                                     | MIN.    | TYP.      | MAX. | Unit  |
|-----|--|-------------------|--|---------|-----------|------|-------|
|     | System clock frequency   | f <sub>CLK</sub>  |  | 1       |           | 24   | MHz   |
|     | Code flash memory rewritable times<br><small>Notes 1, 2, 3</small> | C <sub>erwr</sub> | Retained for 20 years<br>T <sub>A</sub> = 85°C | 1,000   |           |      | Times |
|     | Data flash memory rewritable times<br><small>Notes 1, 2, 3</small> |                   | Retained for 1 year<br>T <sub>A</sub> = 25°C   |         | 1,000,000 |      |       |
|     |  |                   | Retained for 5 years<br>T <sub>A</sub> = 85°C  | 100,000 |           |      |       |
|     |  |                   | Retained for 20 years<br>T <sub>A</sub> = 85°C | 10,000  |           |      |       |

- Notes**
- 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
  2. When using flash memory programmer and Renesas Electronics self programming library
  3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

### <R> 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to $+105^\circ\text{C}$ )

<R> This chapter describes the following electrical specifications.

Target products G: Industrial applications  $T_A = -40$  to  $+105^\circ\text{C}$

<R> R5F102xxGxx

- Cautions**
1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  2. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product.
  3. Please contact Renesas Electronics sales office for derating of operation under  $T_A = +85^\circ\text{C}$  to  $+105^\circ\text{C}$ . Derating is the systematic reduction of load for the sake of improved reliability.

**Remark** When the RL78 microcontroller is used in the range of  $T_A = -40$  to  $+85^\circ\text{C}$ , see CHAPTER 28  
**ELECTRICAL SPECIFICATIONS (A:  $T_A = -40$  to  $+85^\circ\text{C}$ ).**

<R>

There are following differences between the products "G: Industrial applications ( $T_A = -40$  to  $+105^\circ\text{C}$ )" and the products "A: Consumer applications, and D: Industrial applications".

| Parameter                                    | Application  |  |
|--|--|--|
|  | A: Consumer applications,<br>D: Industrial applications  | G: Industrial applications   |
| Operating ambient temperature                | $T_A = -40$ to $+85^\circ\text{C}$   | $T_A = -40$ to $+105^\circ\text{C}$  |
| Operating mode<br>Operating voltage range    | HS (high-speed main) mode:<br>$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ @ 1 MHz to 24 MHz<br>$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ @ 1 MHz to 16 MHz<br>LS (low-speed main) mode:<br>$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ @ 1 MHz to 8 MHz                                   | HS (high-speed main) mode only:<br>$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ @ 1 MHz to 24 MHz<br>$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ @ 1 MHz to 16 MHz  |
| High-speed on-chip oscillator clock accuracy | R5F102 products, $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ :<br>$\pm 1.0\%$ @ $T_A = -20$ to $+85^\circ\text{C}$<br>$\pm 1.5\%$ @ $T_A = -40$ to $-20^\circ\text{C}$<br>R5F103 products, $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ :<br>$\pm 5.0\%$ @ $T_A = -40$ to $+85^\circ\text{C}$ | R5F102 products, $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ :<br>$\pm 2.0\%$ @ $T_A = +85$ to $+105^\circ\text{C}$<br>$\pm 1.0\%$ @ $T_A = -20$ to $+85^\circ\text{C}$<br>$\pm 1.5\%$ @ $T_A = -40$ to $-20^\circ\text{C}$ |
| Serial array unit                            | UART<br>CSI: $f_{CLK}/2$ (supporting 12 Mbps), $f_{CLK}/4$<br>Simplified I <sup>2</sup> C communication  | UART<br>CSI: $f_{CLK}/4$<br>Simplified I <sup>2</sup> C communication  |
| Voltage detector                             | Rise detection voltage: 1.88 V to 4.06 V (12 levels)<br>Fall detection voltage: 1.84 V to 3.98 V (12 levels)   | Rise detection voltage: 2.61 V to 4.06 V (8 levels)<br>Fall detection voltage: 2.55 V to 3.98 V (8 levels)   |

**Remark** The electrical characteristics of the products G: Industrial applications ( $T_A = -40$  to  $+105^\circ\text{C}$ ) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to 29.1 to 29.10.

## 3.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

| Parameter                                     | Symbols             | Conditions   |  | Ratings   | Unit |
|---|---------------------|--|--|---|------|
| Supply Voltage                                | V <sub>DD</sub>     |  |  | -0.5 to +6.5  | V    |
| REGC terminal input voltage <sup>Note 1</sup> | V <sub>I REGC</sub> | REGC   |  | -0.3 to +2.8<br>and -0.3 to V <sub>DD</sub> + 0.3<br><sup>Note 2</sup>            | V    |
| Input Voltage                                 | V <sub>I1</sub>     | Other than P60, P61  |  | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 3</sup>                                   | V    |
|   | V <sub>I2</sub>     | P60, P61 (N-ch open drain)   |  | -0.3 to 6.5   | V    |
| Output Voltage                                | V <sub>O</sub>      |  |  | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 3</sup>                                   | V    |
| Analog input voltage                          | V <sub>AI</sub>     | 20, 24-pin products: ANI0 to ANI3, ANI16 to ANI22<br>30-pin products: ANI0 to ANI3, ANI16 to ANI19 |  | -0.3 to V <sub>DD</sub> + 0.3<br>and -0.3 to AVREF(+) + 0.3 <sup>Notes 3, 4</sup> | V    |
| Output current, high                          | I <sub>OH1</sub>    | Per pin  | Other than P20 to P23  | -40   | mA   |
|   |                     | Total of all pins  | All the terminals other than P20 to P23  | -170  | mA   |
|   |                     |  | 20-, 24-pin products: P40 to P42<br>30-pin products: P00, P01, P40, P120   | -70   | mA   |
|   |                     |  | 20-, 24-pin products: P00 to P03 <sup>Note 5</sup> ,<br>P10 to P14<br>30-pin products: P10 to P17, P30, P31,<br>P50, P51, P147                     | -100  | mA   |
|   | I <sub>OH2</sub>    | Per pin  | P20 to P23   | -0.5  | mA   |
|   |                     | Total of all pins  |  | -2  | mA   |
| Output current, low                           | I <sub>OL1</sub>    | Per pin  | Other than P20 to P23  | 40  | mA   |
|   |                     | Total of all pins  | All the terminals other than P20 to P23  | 170   | mA   |
|   |                     |  | 20-, 24-pin products: P40 to P42<br>30-pin products: P00, P01, P40, P120   | 70  | mA   |
|   |                     |  | 20-, 24-pin products: P00 to P03 <sup>Note 5</sup> ,<br>P10 to P14, P60, P61<br>30-pin products: P10 to P17, P30, P31,<br>P50, P51, P60, P61, P147 | 100   | mA   |
|   | I <sub>OL2</sub>    | Per pin  | P20 to P23   | 1   | mA   |
|   |                     | Total of all pins  |  | 5   | mA   |
| Operating ambient temperature                 | T <sub>A</sub>      |  |  | -40 to +105   | °C   |
| Storage temperature                           | T <sub>stg</sub>    |  |  | -65 to +150   | °C   |

**Notes** 1. 30-pin product only.

2. Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1 μF). This value determines the absolute maximum rating of the REGC pin. Do not use it with voltage applied.

3. Must be 6.5 V or lower.

4. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

5. 24-pin products only.

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remarks** 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2. AVREF(+) : + side reference voltage of the A/D converter.

3. V<sub>SS</sub> : Reference voltage

### 3.2 Oscillator Characteristics

#### 3.2.1 X1 oscillator characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

| Parameter  | Resonator                              | Conditions                                   | MIN. | TYP. | MAX. | Unit |
|--|--|--|------|------|------|------|
| X1 clock oscillation frequency ( $f_x$ ) <sup>Note</sup> | Ceramic resonator / crystal oscillator | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 1.0  |      | 20.0 | MHz  |
|  |  | $2.4\text{ V} \leq V_{DD} < 2.7\text{ V}$    | 1.0  |      | 8.0  |      |

**Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

**Caution** Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

**Remark** When using the X1 oscillator, refer to **5.4 System Clock Oscillator**.

#### 3.2.2 On-chip oscillator characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

| Oscillators   | Parameters | Conditions      |                                     | MIN. | TYP. | MAX. | Unit |
|---|------------|-----------------|-------------------------------------|------|------|------|------|
| High-speed on-chip oscillator clock frequency <sup>Notes 1, 2</sup> | $f_{IH}$   |                 |                                     | 1    |      | 24   | MHz  |
| High-speed on-chip oscillator clock frequency accuracy              |            | R5F102 products | $T_A = -20$ to $+85^\circ\text{C}$  | -1.0 |      | +1.0 | %    |
|   |            |                 | $T_A = -40$ to $-20^\circ\text{C}$  | -1.5 |      | +1.5 | %    |
|   |            |                 | $T_A = +85$ to $+105^\circ\text{C}$ | -2.0 |      | +2.0 | %    |
| Low-speed on-chip oscillator clock frequency                        | $f_{IL}$   |                 |                                     |      | 15   |      | kHz  |
| Low-speed on-chip oscillator clock frequency accuracy               |            |                 |                                     | -15  |      | +15  | %    |

**Notes** 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )****(4/4)**

| Parameter                   | Symbol            | Conditions   |   | MIN. | TYP. | MAX. | Unit          |
|-----------------------------|-------------------|--|---|------|------|------|---------------|
| Output voltage, low         | V <sub>OL1</sub>  | 20-, 24-pin products:<br>P00 to P03 <sup>Note</sup> , P10 to P14,<br>P40 to P42<br>30-pin products: P00, P01,<br>P10 to P17, P30, P31, P40,<br>P50, P51, P120, P147              | 4.0 V $\leq V_{DD} \leq 5.5\text{ V}$ ,<br>I <sub>OL1</sub> = 8.5 mA  |      |      | 0.7  | V             |
|                             |                   |  | 2.7 V $\leq V_{DD} \leq 5.5\text{ V}$ ,<br>I <sub>OL1</sub> = 3.0 mA  |      |      | 0.6  | V             |
|                             |                   |  | 2.7 V $\leq V_{DD} \leq 5.5\text{ V}$ ,<br>I <sub>OL1</sub> = 1.5 mA  |      |      | 0.4  | V             |
|                             |                   |  | 2.4 V $\leq V_{DD} \leq 5.5\text{ V}$ ,<br>I <sub>OL1</sub> = 0.6 mA  |      |      | 0.4  | V             |
|                             | V <sub>OL2</sub>  | P20 to P23   | I <sub>OL2</sub> = 400 $\mu\text{A}$                                  |      |      | 0.4  | V             |
|                             | V <sub>OL3</sub>  | P60, P61   | 4.0 V $\leq V_{DD} \leq 5.5\text{ V}$ ,<br>I <sub>OL1</sub> = 15.0 mA |      |      | 2.0  | V             |
|                             |                   |  | 4.0 V $\leq V_{DD} \leq 5.5\text{ V}$ ,<br>I <sub>OL1</sub> = 5.0 mA  |      |      | 0.4  | V             |
|                             |                   |  | 2.7 V $\leq V_{DD} \leq 5.5\text{ V}$ ,<br>I <sub>OL1</sub> = 3.0 mA  |      |      | 0.4  | V             |
|                             |                   |  | 2.4 V $\leq V_{DD} \leq 5.5\text{ V}$ ,<br>I <sub>OL1</sub> = 2.0 mA  |      |      | 0.4  | V             |
| Input leakage current, high | I <sub>LIH1</sub> | Other than P121, P122  | V <sub>I</sub> = V <sub>DD</sub>                                      |      |      | 1    | $\mu\text{A}$ |
|                             | I <sub>LIH2</sub> | P121, P122<br>(X1, X2/EXCLK)   | V <sub>I</sub> = V <sub>DD</sub> Input port or external clock input   |      |      | 1    | $\mu\text{A}$ |
|                             |                   |  | When resonator connected  |      |      | 10   | $\mu\text{A}$ |
| Input leakage current, low  | I <sub>LIL1</sub> | Other than P121, P122  | V <sub>I</sub> = V <sub>SS</sub>                                      |      |      | -1   | $\mu\text{A}$ |
|                             | I <sub>LIL2</sub> | P121, P122<br>(X1, X2/EXCLK)   | V <sub>I</sub> = V <sub>SS</sub> Input port or external clock input   |      |      | -1   | $\mu\text{A}$ |
|                             |                   |  | When resonator connected  |      |      | -10  | $\mu\text{A}$ |
| On-chip pull-up resistance  | R <sub>U</sub>    | 20-, 24-pin products:<br>P00 to P03 <sup>Note</sup> , P10 to P14,<br>P40 to P42, P125, RESET<br>30-pin products: P00, P01,<br>P10 to P17, P30, P31, P40,<br>P50, P51, P120, P147 | V <sub>I</sub> = V <sub>SS</sub> , input port                         | 10   | 20   | 100  | k $\Omega$    |

**Note** 24-pin products only.**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)****(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)**

| Parameter                              | Symbol | Conditions   |   | HS (high-speed main) Mode |   | Unit |
|--|--------|--------------|---|---------------------------|---|------|
|  |        |              |   | MIN.                      | MAX.  |      |
| Transfer rate<br><small>Note 4</small> |        | Reception    | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V  |                           | f <sub>MCK</sub> /12<br><small>Note 1</small> | bps  |
|  |        |              | Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <small>Note 2</small>               |                           | 2.0   | Mbps |
|  |        |              | 2.7 V ≤ V <sub>DD</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V  |                           | f <sub>MCK</sub> /12<br><small>Note 1</small> | bps  |
|  |        |              | Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <small>Note 2</small>               |                           | 2.0   | Mbps |
|  |        | Transmission | 2.4 V ≤ V <sub>DD</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V  |                           | f <sub>MCK</sub> /12<br><small>Note 1</small> | bps  |
|  |        |              | Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <small>Note 2</small>               |                           | 2.0   | Mbps |
|  |        |              | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V  |                           | <b>Note 3</b>                                 | bps  |
|  |        |              | Theoretical value of the maximum transfer rate<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 1.4 kΩ, V <sub>b</sub> = 2.7 V |                           | 2.0<br><small>Note 4</small>                  | Mbps |
|  |        |              | 2.7 V ≤ V <sub>DD</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V  |                           | <b>Note 5</b>                                 | bps  |
|  |        |              | Theoretical value of the maximum transfer rate<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ, V <sub>b</sub> = 2.3 V |                           | 1.2<br><small>Note 6</small>                  | Mbps |
|  |        |              | 2.4 V ≤ V <sub>DD</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V  |                           | <b>Notes 2, 7</b>                             | bps  |
|  |        |              | Theoretical value of the maximum transfer rate<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 5.5 kΩ, V <sub>b</sub> = 1.6 V |                           | 0.43<br><small>Note 8</small>                 | Mbps |

**Notes 1.** Transfer rate in the SNOOZE mode is 4800 bps only.**2.** The maximum operating frequencies of the CPU/peripheral hardware clock (f<sub>CLK</sub>) are:HS (high-speed main) mode: 24 MHz (2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V)16 MHz (2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V)**3.** The smaller maximum transfer rate derived by using f<sub>MCK</sub>/12 or the following expression is the valid maximum transfer rate.Expression for calculating the transfer rate when 4.0 V ≤ V<sub>DD</sub> ≤ 5.5 V and 2.7 V ≤ V<sub>b</sub> ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \quad [\text{bps}]$$



$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

4. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.
5. The smaller maximum transfer rate derived by using f<sub>MCK</sub>/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V ≤ V<sub>DD</sub> < 4.0 V and 2.3 V ≤ V<sub>b</sub> ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \quad [\text{bps}]$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

6. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.
7. The smaller maximum transfer rate derived by using f<sub>MCK</sub>/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V ≤ V<sub>DD</sub> < 3.3 V, 1.6 V ≤ V<sub>b</sub> ≤ 2.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \quad [\text{bps}]$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

8. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to **Note 7** above to calculate the maximum transfer rate under conditions of the customer.

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). **For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.**


**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter  | Symbol     | Conditions  | HS (high-speed main) Mode |      | Unit |
|--|------------|---|---------------------------|------|------|
|  |            |   | MIN.                      | MAX. |      |
| Slp setup time (to SCKp $\uparrow$ )<br><small>Note</small>            | $t_{SIK1}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$ | 162                       |      | ns   |
|  |            | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 354                       |      | ns   |
|  |            | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 958                       |      | ns   |
| Slp hold time<br>(from SCKp $\uparrow$ ) <small>Note</small>           | $t_{KSI1}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$ | 38                        |      | ns   |
|  |            | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 38                        |      | ns   |
|  |            | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 38                        |      | ns   |
| Delay time from SCKp $\downarrow$ to<br>SOp output <small>Note</small> | $t_{KSO1}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$ |                           | 200  | ns   |
|  |            | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    |                           | 390  | ns   |
|  |            | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    |                           | 966  | ns   |

**Note** When  $DAP_{mn} = 0$  and  $CKP_{mn} = 0$ , or  $DAP_{mn} = 1$  and  $CKP_{mn} = 1$ .

(Cautions and Remarks are listed on the next page.)

**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



**Remark** p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (–) =  $AV_{REFM}$  (ADREFM = 1), target pin: ANI0, ANI2, ANI3, and ANI16 to ANI22

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , Reference voltage (+) =  $V_{BGR}$ <sup>Note 3</sup>, Reference voltage (–) =  $AV_{REFM}$ <sup>Note 4</sup> = 0 V, HS (high-speed main) mode)

| Parameter                                      | Symbol     | Conditions       | MIN. | TYP. | MAX.                        | Unit          |
|--|------------|------------------|------|------|-----------------------------|---------------|
| Resolution                                     | RES        |                  | 8    |      |                             | bit           |
| Conversion time                                | $t_{CONV}$ | 8-bit resolution | 17   |      | 39                          | $\mu\text{s}$ |
| Zero-scale error <sup>Notes 1, 2</sup>         | EZS        | 8-bit resolution |      |      | $\pm 0.60$                  | %FSR          |
| Integral linearity error <sup>Note 1</sup>     | ILE        | 8-bit resolution |      |      | $\pm 2.0$                   | LSB           |
| Differential linearity error <sup>Note 1</sup> | DLE        | 8-bit resolution |      |      | $\pm 1.0$                   | LSB           |
| Analog input voltage                           | $V_{AIN}$  |                  | 0    |      | $V_{BGR}$ <sup>Note 3</sup> | V             |

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to **29.6.2 Temperature sensor/internal reference voltage characteristics**.

4. When reference voltage (–) =  $V_{SS}$ , the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

## NOTES FOR CMOS DEVICES

- (1) **VOLTAGE APPLICATION WAVEFORM AT INPUT PIN:** Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN).
- (2) **HANDLING OF UNUSED INPUT PINS:** Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) **PRECAUTION AGAINST ESD:** A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) **STATUS BEFORE INITIALIZATION:** Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) **POWER ON/OFF SEQUENCE:** In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) **INPUT OF SIGNAL DURING POWER OFF STATE :** Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.