

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	30-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	30-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f102a8dsp-v0

RL78/G12 1. OUTLINE

1.4.2 24-pin products

<R> • 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)




Note Provided only in the R5F102 products.

Remarks 1. For pin identification, see 1.5 Pin Identification.

- 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).
- 3. It is recommended to connect an exposed die pad to Vss.

RL78/G12 1. OUTLINE

1.6.3 30-pin products



Note Provided only in the R5F102 products.

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)**.

RL78/G12 1. OUTLINE

(2/2)

Item		20.	-pin	24.	-pin	30-	nin (2/2		
nom		R5F1026x	R5F1036x	R5F1027x	R5F1037x	R5F102Ax	R5F103Ax		
Clock output/buzzer ou	tout	1101 1020		1	1101 1007	HSI-102AX			
2.35K 04Kpdb04Z20I 04	-12-01	2.44 kHz to 10		al hardware cloc	ck: f _{MAIN} = 20 MH	l	-		
8/10-bit resolution A/D	converter		· · ·	annels		8 cha	nnels		
Serial interface		[R5F1026x (20-pin), R5F1027x (24-pin)]							
		CSI: 2 chann	nels/Simplified I ²	C: 2 channels/U	ART: 1 channel				
		[R5F102Ax (30-pin)]							
		CSI: 1 channel/Simplified I ² C: 1 channel/UART: 1 channel							
		CSI: 1 chann	nel/Simplified I ² C	: 1 channel/UAF	RT: 1 channel				
		CSI: 1 chann	nel/Simplified I ² C	: 1 channel/UAF	RT: 1 channel				
l		[R5F1036x (20)-pin), R5F1037	k (24-pin)]					
		CSI: 1 chann	nel/Simplified I ² C	: 0 channel/UAF	RT: 1 channel				
		[R5F103Ax (30	O-pin)]						
		CSI: 1 chann	CSI: 1 channel/Simplified I ² C: 0 channel/UART: 1 channel						
	I ² C bus	1 channel							
Multiplier and divider/m	ultiply-	• 16 bits × 16 bits = 32 bits (unsigned or signed)							
accumulator		• 32 bits × 32 bits = 32 bits (unsigned)							
		• 16 bits × 16 bits + 32 bits = 32 bits (unsigned or signed)							
DMA controller	_	2 channels	_	2 channels	_	2 channels	_		
Vectored interrupt	Internal	18	16	18	16	26	19		
sources	External			5		6	6		
Key interrupt		(6	1	0	_	_		
Reset		Reset by RE							
			t by watchdog tir						
			t by power-on-re t by voltage dete						
				ction execution ¹	Note				
			t by RAM parity						
		• Internal rese	t by illegal-mem	ory access					
Power-on-reset circuit		Power-on-reset: 1.51 V (TYP) Power-down-reset: 1.50 V (TYP)							
Voltage detector		• Rising edge : 1.88 to 4.06 V (12 stages)							
		• Falling edge : 1.84 to 3.98 V (12 stages)							
On-chip debug function	1	Provided							
Power supply voltage		V _{DD} = 1.8 to 5.5 V							
Operating ambient tem	perature	$T_A = -40 \text{ to } +88$ (G: Industrial a	•	er applications,	D: Industrial app	olications), TA = -	40 to +105°C		

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

<R>

<R>

<R>

- <R> 2. ELECTRICAL SPECIFICATIONS ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)
- <R> This chapter describes the following electrical specifications.
 - Target products A: Consumer applications $T_A = -40$ to $+85^{\circ}C$
 - R5F102xxAxx, R5F103xxAxx
 - D: Industrial applications T_A = -40 to +85°C R5F102xxDxx, R5F103xxDxx
 - G: Industrial applications when $T_A = -40$ to $+105^{\circ}$ C products is used in the range of $T_A = -40$ to $+85^{\circ}$ C R5F102xxGxx
 - Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product.

 $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le VDD \le 5.5 \text{ V}, Vss = 0 \text{ V})$

(4/4)

Parameter	Symbol		Condition	ons	MIN.	TYP.	MAX.	Unit
Output voltage, low	V _{OL1}		20-, 24-pin products: 4. P00 to P03 ^{Note} , P10 to P14, P40 to P42 4.				1.3 0.7	V
		30-pin products: P0 P10 to P17, P30, F P50, P51, P120, P	P31, P40,	$I_{OL1} = 8.5 \text{ mA}$ $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 3.0 \text{ mA}$			0.6	V
				$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 1.5~mA$			0.4	V
				$1.8~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 0.6~mA$			0.4	V
	V _{OL2}	P20 to P23		Iol2 = 400 μA			0.4	V
	V _{OL3}	P60, P61		$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 15.0~mA$			2.0	V
				$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 5.0~mA$			0.4	V
				$2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 3.0~mA$			0.4	V
				$1.8~V \leq V_{DD} \leq 5.5~V,$ $I_{OL1} = 2.0~mA$			0.4	V
Input leakage current, high	Ішн1	Other than P121, P122	$V_{I} = V_{DD}$				1	μΑ
	І Lін2	P121, P122 (X1, X2/EXCLK)	$V_{I} = V_{DD}$	Input port or external clock input			1	μΑ
				When resonator connected			10	μΑ
Input leakage current, low	ILIL1	Other than P121, P122	Vı = Vss				-1	μΑ
	ILIL2	P121, P122 (X1, X2/EXCLK)	Vı = Vss	Input port or external clock input			-1	μΑ
				When resonator connected			-10	μΑ
On-chip pull-up resistance	Rυ	20-, 24-pin product P00 to P03 ^{Note} , P10 P40 to P42, P125, 30-pin products: P0 P10 to P17, P30, F P50, P51, P120, P	to P14, RESET 00, P01, P31, P40,	V _I = Vss, input port	10	20	100	kΩ

Note 24-pin products only.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2) 30-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2 Note 2	HALT	HS (High-speed	fin = 24 MHz ^{Note 4}	V _{DD} = 5.0 V		440	1280	μА
current Note 1		mode	main) mode Note 6		V _{DD} = 3.0 V		440	1280	
				fin = 16 MHz ^{Note 4}	V _{DD} = 5.0 V		400	1000	μА
					V _{DD} = 3.0 V		400	1000	
			LS (Low-speed	fin = 8 MHz ^{Note 4}	V _{DD} = 3.0 V		260	530	μA
			main) mode Note 6		V _{DD} = 2.0 V		260	530	
			HS (High-speed	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		280	1000	μА
mai	main) mode Note 6	V _{DD} = 5.0 V	Resonator connection		450	1170			
			f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		280	1000	μA	
				V _{DD} = 3.0 V	Resonator connection		450	1170	
		$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		190	600	μА		
			f _N	V _{DD} = 5.0 V	Resonator connection		260	670	
				$f_{MX} = 10 \ MHz^{Note \ 3},$ $V_{DD} = 3.0 \ V$	Square wave input		190	600	μΑ
					Resonator connection		260	670	
			LS (Low-speed	fmx = 8 MHz ^{Note 3} ,	Square wave input		95	330	μΑ
			main) mode Note 6	V _{DD} = 3.0 V	Resonator connection		145	380	
				fmx = 8 MHz ^{Note 3}	Square wave input		95	330	μΑ
				V _{DD} = 2.0 V	Resonator connection		145	380	
	IDD3 ^{Note 5}	STOP	$T_A = -40^{\circ}C$				0.18	0.50	μА
		mode	T _A = +25°C				0.23	0.50	
			T _A = +50°C				0.30	1.10	
			T _A = +70°C				0.46	1.90	
			T _A = +85°C				0.75	3.30	

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator clock is stopped.
 - 4. When high-speed system clock is stopped.
 - 5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **6.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS (High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz

 $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 16 \text{ MHz}$

LS (Low speed main) mode: VDD = 1.8 V to 5.5 V @1 MHz to 8 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - 3. Except STOP mode, temperature condition of the TYP. value is $T_A = 25$ °C.

(3) Peripheral functions (Common to all products)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed onchip oscillator operating current	FIL Note 1				0.20		μΑ
12-bit interval timer operating current	ÎTMKA Notes 1, 2, 3				0.02		μΑ
Watchdog timer operating current	WDT Notes 1, 2, 4	fıL = 15 kHz			0.22		μΑ
A/D converter	IADC Notes 1, 5	When conversion at	Normal mode, AVREFP = VDD = 5.0 V		1.30	1.70	mA
operating current		maximum speed	Low voltage mode, AV _{REFP} = V _{DD} = 3.0 V		0.50	0.70	mA
A/D converter reference voltage operating current	ADREF Note 1				75.0		μΑ
Temperature sensor operating current	ITMPS Note 1				75.0		μА
LVD operating current	ILVD Notes 1, 6				0.08		μΑ
Self- programming operating current	FSP Notes 1, 8				2.00	12.20	mA
BGO operating current	IBGO Notes 1, 7				2.00	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 9		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V		1.20	1.44	mA
		CSI/UART operation			0.70	0.84	mA


Notes 1. Current flowing to the VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3, and IFIL and ITMKA when the 12-bit interval timer operates.
- 4. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
- **5.** Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- **6.** Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit operates.
- 7. Current flowing only during data flash rewrite.
- 8. Current flowing only during self programming.
- 9. For shift time to the SNOOZE mode, see 17.3.3 SNOOZE mode.


Remarks 1. fil: Low-speed on-chip oscillator clock frequency

2. Temperature condition of the TYP. value is $T_A = 25$ °C


AC Timing Test Point




External Main System Clock Timing




TI/TO Timing




Interrupt Request Input Timing



Key Interrupt Input Timing




RESET Input Timing



2.5 Peripheral Functions Characteristics

AC Timing Test Point



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

	,	1 = 122 = 616 1, 168 = 6 1,					
Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
Transfer rate				fмск/6		fмск/6	bps
Note 1		Theoretical value of the maximum transfer rate $f_{\text{CLK}} = f_{\text{MCK}}^{\text{Note2}}$		4.0		1.3	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:


HS (high-speed main) mode: 24 MHz (2.7 V \leq VDD \leq 5.5 V)

16 MHz (2.4 V \leq V_{DD} \leq 5.5 V)


LS (low-speed main) mode: $8 \text{ MHz} (1.8 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V})$

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) ($T_A = -40$ to +85°C, 1.8 V \leq V_{DD} \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	C	conditions	HS (high- main) N		LS (low-spe	-	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcyı ≥ 4/fclk	$2.7~V \leq V_{DD} \leq 5.5~V$	167		500		ns
			$2.4~V \leq V_{DD} \leq 5.5~V$	250		500		ns
			$1.8~V \leq V_{DD} \leq 5.5~V$	-		500		ns
SCKp high-/low-level width	t кн1,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ $t_{KCY1}/2-12$ $t_{KCY1}/2-50$ $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ $t_{KCY1}/2-18$ $t_{KCY1}/2-50$		ns				
	t _{KL1}			tксү1/2-18		tkcy1/2-50		ns
		2.4 V ≤ V _{DD} ≤	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ tkg			tkcy1/2-50		ns
		1.8 V ≤ V _{DD} ≤	5.5 V	-		tксү1/2-50		ns
SIp setup time (to SCKp↑)	tsıĸı	4.0 V ≤ V _{DD} ≤	5.5 V	44		110		ns
Note 1		2.7 V ≤ V _{DD} ≤	5.5 V	44		110		ns
		2.4 V ≤ V _{DD} ≤	5.5 V	75		110		ns
		1.8 V ≤ V _{DD} ≤	5.5 V	-		110		ns
SIp hold time (from SCKp↑) Note 2	tksii			19		19		ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 30 pF Note4			25		25	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products)
 - 2. fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.))

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	HS (high-spe	,	LS (low-spee Mode	,	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$4.0~V \leq V_{DD} \leq 5.5~V,$	300		1150		ns
			$2.7 \ V \le V_b \le 4.0 \ V,$					
			$C_b = 30$ pF, $R_b = 1.4$ k Ω					
			$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	500		1150		ns
			$2.3 \; V \leq V_b \leq 2.7 \; V,$					
			$C_b = 30$ pF, $R_b = 2.7$ k Ω					
			$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	1150		1150		ns
			$1.6~V \leq V_b \leq 2.0~V^{\text{ Note}},$					
			$C_b = 30$ pF, $R_b = 5.5$ k Ω					
SCKp high-level width	t _{KH1}	$4.0 \text{ V} \leq V_{DD} \leq$	$5.5~V,~2.7~V \leq V_b \leq 4.0~V,$	tkcy1/2 -75		tkcy1/2-75	y1/2-75	ns
		C _b = 30 pF, R	$k_b = 1.4 \text{ k}\Omega$					
		$2.7 \text{ V} \leq \text{V}_{DD} <$	$4.0~V,~2.3~V \leq V_b \leq 2.7~V,$	tkcy1/2 -170		tксү1/2-170		ns
		C _b = 30 pF, R	$k_b = 2.7 \text{ k}\Omega$					
		1.8 V ≤ V _{DD} <	$3.3~V,~1.6~V \leq V_b \leq 2.0~V$ $^{\text{Note}},$	tkcy1/2 -458		tkcy1/2-458		ns
		C _b = 30 pF, R	$k_b = 5.5 \text{ k}\Omega$					
SCKp low-level width	t _{KL1}	$4.0 \text{ V} \leq V_{DD} \leq$	$5.5~V,~2.7~V \leq V_b \leq 4.0~V,$	tkcy1/2 -12		tkcy1/2-50		ns
		C _b = 30 pF, R	$d_b = 1.4 \text{ k}\Omega$					
		$2.7 \text{ V} \leq \text{V}_{DD} <$	$4.0~V,~2.3~V \leq V_b \leq 2.7~V,$	tkcy1/2 -18		tkcy1/2-50		ns
		C _b = 30 pF, R	$k_b = 2.7 \text{ k}\Omega$					
		1.8 V ≤ V _{DD} <	$3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V^{\ \text{Note}},$	tксү1/2 -50		tксү1/2-50		ns
		C _b = 30 pF, R	$k_{\rm b} = 5.5 \; {\rm k}\Omega$					


Note Use it with $V_{DD} \ge V_b$.

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R_b $[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, C_b [F]: Communication line (SCKp, SOp) load capacitance, V_b [V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20)

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** Rb $[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, Cb [F]: Communication line (SDAr, SCLr) load capacitance, Vb [V]: Communication line voltage
 - **2.** r: IIC Number (r = 00, 20)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
 - m: Unit number (m = 0,1), n: Channel number (n = 0)
 - **4.** Simplified I²C mode is supported only by the R5F102 products.

2.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{PDR} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	V _{LVD0}	Power supply rise time	3.98	4.06	4.14	V
		Power supply fall time	3.90	3.98	4.06	V
	V _{LVD1}	Power supply rise time	3.68	3.75	3.82	V
		Power supply fall time	3.60	3.67	3.74	V
	V _{LVD2}	Power supply rise time	3.07	3.13	3.19	V
		Power supply fall time	3.00	3.06	3.12	V
	V _{LVD3}	Power supply rise time	2.96	3.02	3.08	V
		Power supply fall time	2.90	2.96	3.02	V
	V _{LVD4}	Power supply rise time	2.86	2.92	2.97	V
		Power supply fall time	2.80	2.86	2.91	V
	V _{LVD5}	Power supply rise time	2.76	2.81	2.87	V
		Power supply fall time	2.70	2.75	2.81	V
	V _{LVD6}	Power supply rise time	2.66	2.71	2.76	V
		Power supply fall time	2.60	2.65	2.70	V
	V _{LVD7}	Power supply rise time	2.56	2.61	2.66	V
		Power supply fall time	2.50	2.55	2.60	V
	V _{LVD8}	Power supply rise time	2.45	2.50	2.55	V
		Power supply fall time	2.40	2.45	2.50	V
	V _{LVD9}	Power supply rise time	2.05	2.09	2.13	V
		Power supply fall time	2.00	2.04	2.08	V
	V _{LVD10}	Power supply rise time	1.94	1.98	2.02	V
		Power supply fall time	1.90	1.94	1.98	V
	V _{LVD11}	Power supply rise time	1.84	1.88	1.91	V
		Power supply fall time	1.80	1.84	1.87	V
Minimum pulse width	tьw		300			μS
Detection delay time					300	μS

<R> 2.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 Note		5.5	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



2.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

	$(1A = -40 10 +65 ^{\circ}C, 1.6 V \leq VDI$	5 5.5 v	, vss = 0 v)				
:R>	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
	System clock frequency	fclk		1		24	MHz
	Code flash memory rewritable times	Cerwr	Retained for 20 years	1,000		24	Times
	Notes 1, 2, 3		T _A = 85°C				
	Data flash memory rewritable times		Retained for 1 year		1,000,000		
	Notes 1, 2, 3		T _A = 25°C				
			Retained for 5 years	100,000			
			T _A = 85°C				
			Retained for 20 years	10,000			
			T _A = 85°C				

- Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite
 - 2. When using flash memory programmer and Renesas Electronics self programming library
 - **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.
- 5. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq V_{DD} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

$$\label{eq:maximum transfer rate} \text{Maximum transfer rate} = \frac{1}{\left\{-C_b \times R_b \times \ln\left(1-\frac{2.0}{V_b}\right)\right\} \times 3} \text{ [bps]}$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.
- 7. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V \leq VDD < 3.3 V, 1.6 V \leq Vb \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **8.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 7** above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$


Parameter	Symbol		Conditions	HS (high-spe	•	Unit
				MIN.	MAX.	
SCKp cycle time Note 1	tkCY2	$4.0~V \leq V_{DD} \leq 5.5~V,$	20 MHz < fмcк ≤ 24 MHz	24/fмск		ns
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмск ≤ 20 MHz	20/fмск	Mode MIN. MAX. 24/fmck 20/fmck 16/fmck 12/fmck 32/fmck 28/fmck 24/fmck 16/fmck 12/fmck 52/fmck 32/fmck 44/fmck 52/fmck 52/fmck 32/fmck 52/fmck 32/fmck 44/fmck 51/fmck 51/fmck	ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.7 \text{ V} \le V_{DD} < 4.0 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	32/fмск		ns
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмcк ≤ 20 MHz	28/fмск		ns
			8 MHz < fмск ≤ 16 MHz	24/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.4 \text{ V} \le V_{DD} < 3.3 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	72/fмск		ns
		16 MHz < fмcк ≤ 20 MHz	64/fмск		ns	
			8 MHz < fмск ≤ 16 MHz	52/fмск		ns
			4 MHz < fmck ≤ 8 MHz	32/fмск		ns
			fмcк ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level	tĸH2,	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, 2.0 $	$.7~V \leq V_b \leq 4.0~V$	tkcy2/2 - 24	1	ns
width	t _{KL2}	$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2$	$.3~V \leq V_b \leq 2.7~V$	tkcy2/2 - 36		ns
		$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V}, 1$	$.6~V \leq V_b \leq 2.0~V$	tkcy2/2 - 100		ns
SIp setup time	tsık2	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, 2.0 $	$.7~V \leq V_{DD} \leq 4.0~V$	1/fmck + 40		ns
(to SCKp↑) Note 2		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2$	$.3~V \leq V_b \leq 2.7~V$	1/fmck + 40		ns
		$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V}, 1$	$.6~V \leq V_{DD} \leq 2.0~V$	1/fmck + 60		ns
SIp hold time (from SCKp↑) Note 3	tksi2			1/fmck + 62		ns
Delay time from SCKp↓ to	tkso2	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, 2.0 $	$.7 \text{ V} \le V_b \le 4.0 \text{ V},$		2/fмск +	ns
SOp output Note 4		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}$	Ω		240	
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2$	$.3 \text{ V} \leq \overline{\text{V}_b \leq 2.7 \text{ V}},$		2/fмск +	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}$	Ω		428	
		$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V}, 1$	$.6 \text{ V} \le V_b \le 2.0 \text{ V},$		2/fмск +	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}$	Ω		240 2/fмск + 428	

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow^{n}$ when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp1" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- Cautions 1. Select the TTL input buffer for the SIp and SCKp pins and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.

CSI mode connection diagram (during communication at different potential)



CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Remarks 1. R_b [Ω]: Communication line (SOp) pull-up resistance, C_b [F]: Communication line (SOp) load capacitance, V_b [V]: Communication line voltage

- 2. p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)
- fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn))

(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{SS} (ADREFM = 0), target pin: ANI0 to ANI3, ANI16 to ANI22, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V}, \text{ Reference voltage (+)} = V_{DD}, \text{ Reference voltage (-)} = V_{SS})$

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Resolution	Res			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution			1.2	±7.0	LSB
Conversion time too	tconv	10-bit resolution Target pin: ANI0 to ANI3, ANI16 to ANI22	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
			$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Conversion time	tconv	10-bit resolution Target pin: internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μs
			$2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	3.5625		39	μs
			$2.4~\textrm{V} \leq \textrm{VDD} \leq 5.5~\textrm{V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution				±0.60	%FSR
Full-scale errorNotes 1, 2	EFS	10-bit resolution			±0.60	%FSR	
Integral linearity error ^{Note 1}	ILE	10-bit resolution				±4.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution				±2.0	LSB
Analog input voltage	Vain ANI0 to ANI3, ANI16 to ANI2		2	0		V _{DD}	٧
		Internal reference voltage (HS (high-speed main) mode)		V _{BGR} Note 3			V
	Temperature sensor output v (HS (high-speed main) mode)		3	V _{TMPS25} Note 3			V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).


- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 29.6.2 Temperature sensor/internal reference voltage characteristics.

<R> 3.7 RAM Data Retention Characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V _{DDDR}		1.44 Note		5.5	V

<R> Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



3.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk		1		24	MHz
Code flash memory rewritable times	Cerwr	Retained for 20 years TA = 85°C Notes 4	1,000			Times
Data flash memory rewritable times		Retained for 1 year TA = 25°C Notes 4		1,000,000		
		Retained for 5 years TA = 85°C Notes 4	100,000			
		Retained for 20 years TA = 85°C Notes 4	10,000			

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
 - 2. When using flash memory programmer and Renesas Electronics self programming library
 - **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
 - 4. This temperature is the average value at which data are retained.





3.9 Dedicated Flash Memory Programmer Communication (UART)


$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

3.10 Timing of Entry to Flash Memory Programming Modes

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuіліт	POR and LVD reset are released before external release			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	t su	POR and LVD reset are released before external release	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released	tно	POR and LVD reset are released before external release	1			ms
(excluding the processing time of the firmware to control the flash memory)						



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

tsu: Time to release the external reset after the TOOL0 pin is set to the low level

thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)