

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

⊡XFI


Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	12KB (12K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	30-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	30-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f102a9asp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.4.2 24-pin products

<R> • 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)




Note Provided only in the R5F102 products.


Remarks 1. For pin identification, see 1.5 Pin Identification.

- 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).
- 3. It is recommended to connect an exposed die pad to Vss.



## 1.6 Block Diagram







## 2.2 Oscillator Characteristics

2.2.1 X1 oscillator characteristics

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator /	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) <sup>Note</sup>	crystal oscillator	$1.8~V \leq V_{\text{DD}} < 2.7~V$	1.0		8.0	

**Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** When using the X1 oscillator, refer to **5.4 System Clock Oscillator**.

### 2.2.2 On-chip oscillator characteristics

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		24	MHz
High-speed on-chip oscillator		R5F102 products	$T_A = -20 \text{ to } +85^\circ \text{C}$	-1.0		+1.0	%
clock frequency accuracy			$T_A = -40$ to $-20^{\circ}C$	-1.5		+1.5	%
		R5F103 products		-5.0		+5.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



### (3) Peripheral functions (Common to all products)

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed onchip oscillator operating current	FiL Note 1				0.20		μA
12-bit interval timer operating current	ITMKA Notes 1, 2, 3				0.02		μA
Watchdog timer operating current	WDT Notes 1, 2, 4	fı∟ = 15 kHz			0.22		μA
A/D converter	ADC Notes 1, 5	When conversion at	Normal mode, $AV_{REFP} = V_{DD} = 5.0 V$		1.30	1.70	mA
operating current		maximum speed	Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		0.50	0.70	mA
A/D converter reference voltage operating current	ADREF Note 1				75.0		μA
Temperature sensor operating current	TMPS <sup>Note 1</sup>				75.0		μA
LVD operating current	LVD Notes 1, 6				0.08		μA
Self- programming operating current	FSP Notes 1, 8				2.00	12.20	mA
BGO operating current	IBGO Notes 1, 7				2.00	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 9		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		1.20	1.44	mA
		CSI/UART operation			0.70	0.84	mA

Notes 1. Current flowing to the VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3, and IFIL and ITMKA when the 12-bit interval timer operates.
- 4. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
- 5. Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 6. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit operates.
- 7. Current flowing only during data flash rewrite.
- 8. Current flowing only during self programming.
- 9. For shift time to the SNOOZE mode, see 17.3.3 SNOOZE mode.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

**2.** Temperature condition of the TYP. value is  $T_A = 25^{\circ}C$ 



19

25

25

25

19

25

25

25

ns

ns

ns

ns

Delay time from

SOp output Note 1

SCKp↑ to

tkso1

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$ Parameter Symbol Conditions HS (high-speed LS (low-speed Unit main) Mode main) Mode MIN. MAX. MIN. MAX. SIp setup time  $4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ 44 tsik1 110 ns (to SCKp↓) Note 1  $C_{\text{b}}=30 \text{ pF}, \text{ R}_{\text{b}}=1.4 \text{ k}\Omega$  $2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ 44 110 ns  $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ 1.8 V  $\leq$  V\_{DD} < 3.3 V, 1.6 V  $\leq$  V\_b  $\leq$  2.0 V  $^{\text{Note 2}},$ 110 110 ns  $C_b = 30 \text{ pF}, \text{ } \text{R}_b = 5.5 \text{ } \text{k}\Omega$ Slp hold time 4.0 V  $\leq$  V\_{DD}  $\leq$  5.5 V, 2.7 V  $\leq$  V\_b  $\leq$  4.0 V, 19 tksi1 19 ns (from SCKp $\downarrow$ ) <sup>Note 1</sup>  $C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$  $2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ 19 19 ns  $C_b = 30 \text{ pF}, \text{ } \text{R}_b = 2.7 \text{ } \text{k}\Omega$ 

 $1.8 \text{ V} \le V_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le V_{\text{b}} \le 2.0 \text{ V}^{\text{Note 2}},$ 

 $4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ 

 $2.7~V \leq V_{\text{DD}} < 4.0~V,\, 2.3~V \leq V_{\text{b}} \leq 2.7~V,$ 

 $1.8 \text{ V} \le V_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le V_{b} \le 2.0 \text{ V}^{\text{Note 2}},$ 

 $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$ 

 $C_b = 30 \text{ pF}, R_b = 1.4 \text{ } k\Omega$ 

 $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ 


 $C_{\text{b}}=30 \text{ pF}, \text{ } \text{R}_{\text{b}}=5.5 \text{ } \text{k}\Omega$ 

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock

output) (3/3) (T\_1 = 40 to 180 (180 (180 (180 (180 ))

- **Notes 1.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0. **2.** Use it with  $V_{DD} \ge V_b$ .
- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.
  - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)

### CSI mode connection diagram (during communication at different potential)





Parameter	Symbol	Conditions		HS (high-spo Mod	,	LS (low-spe Mod		Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1	<b>t</b> ксү2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	20 MHz < fмск ≤ 24 MHz	12/fмск		-		ns
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмск ≤ 20 MHz	10/fмск		-		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	8/fмск		16/fмск		ns
			fмск $\leq$ 4 MHz	6/fмск		<b>10/f</b> мск		ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V,$	20 MHz < fмск $\leq$ 24 MHz	16/fмск		I		ns
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмск ≤ 20 MHz	14/fмск		ļ		ns
			8 MHz < fmck $\leq$ 16 MHz	12/fмск		I		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	8/fмск		<b>16/f</b> мск		ns
			fмск ≤ 4 MHz	6/fмск		<b>10/f</b> мск		ns
		$1.8~V \leq V_{\text{DD}} < 3.3~V,$	20 MHz < fмск $\leq$ 24 MHz	36/fмск		I		ns
		$1.6~V \leq V_b \leq 2.0~V_{Note~2}$	16 MHz < fмск $\leq$ 20 MHz	32/fмск		ļ		ns
			8 MHz < fmck $\leq$ 16 MHz	<b>26/f</b> мск		ļ		ns
			4 MHz < fмск ≤ 8 MHz	16/fмск		16/fмск		ns
			fмск $\leq$ 4 MHz	10/fмск		<b>10/f</b> мск		ns
SCKp high-/low-level	tкн2,	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V$		tксү2/2 – 12		tксү2/2 – 50		ns
width	tĸl2	$2.7~V \leq V_{\text{DD}} < 4.0~V,$	$2.3~V \leq V_{b} \leq 2.7~V$	tkcy2/2 - 18		tксү2/2 – 50		ns
		$1.8~V \leq V_{\text{DD}} < 3.3~V,$	$1.6~V \leq V_{b} \leq 2.0~V^{\text{Note 2}}$	tkcy2/2 - 50		tксү2/2 – 50		ns
SIp setup time	tsik2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	$2.7~V \leq V_{\text{DD}} \leq 4.0~V$	1/fмск + 20		1/fмск + 30		ns
(to SCKp↑) <sup>Note 3</sup>		$2.7~V \leq V_{\text{DD}} < 4.0~V,$	$2.3~V \leq V_{\text{b}} \leq 2.7~V$	1/fмск + 20		1/fмск + 30		ns
		$1.8~V \leq V_{\text{DD}} < 3.3~V,$	$1.6~V \leq V_{\text{DD}} \leq 2.0~V^{\text{Note 2}}$	1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) <sup>Note 4</sup>	tksi2			1/fмск + 31		1/fмск + 31		ns
Delay time from	tĸso2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	$2.7~V \leq V_b \leq 4.0~V,$		2/fмск +		2/fмск +	ns
SCKp↓ to SOp		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4$	kΩ		120		573	
output Note 5		$2.7~V \leq V_{\text{DD}} < 4.0~V,$	$2.3~V \leq V_{b} \leq 2.7~V,$		2/fмск +		2/fмск +	ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 2.7$	kΩ		214		573	
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 3.3 \text{ V},$	$1.6~V \leq V_{b} \leq 2.0~V^{\text{Note 2}},$		2/fмск +		2/fмск +	ns
		C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5	kΩ		573		573	

## (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) ( $T_A = -40$ to $+85^{\circ}$ C, 1.8 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, V<sub>SS</sub> = 0 V)


Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

 $\textbf{2.} \quad \textbf{Use it with } V_{\text{DD}} \geq V_{\text{b}}.$ 

- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp<sup>↑</sup>" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Cautions 1. Select the TTL input buffer for the SIp and SCKp pins and the N-ch open drain output (Vbb tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For ViH and ViL, see the DC characteristics with TTL input buffer selected.
  - 2. CSI01 and CSI11 cannot communicate at different potential.



### CSI mode connection diagram (during communication at different potential)




**Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage


**2.** p: CSI number (
$$p = 00, 20$$
), m: Unit number ( $m = 0, 1$ ), n: Channel number ( $n = 0$ )

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 10))

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)








## CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)


**Remark** p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)



### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** r: IIC Number (r = 00, 20)
  - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
     m: Unit number (m = 0,1), n: Channel number (n = 0))
  - 4. Simplified  $l^2$ C mode is supported only by the R5F102 products.



# (3) When reference voltage (+) = V<sub>DD</sub> (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V<sub>ss</sub> (ADREFM = 0), target pin: ANI0 to ANI3, ANI16 to ANI22, internal reference voltage, and temperature sensor output voltage

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Resolution	Res			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution			1.2	±7.0	LSB
					1.2	$\pm 10.5^{\text{Note 3}}$	LSB
Conversion time	<b>t</b> CONV	10-bit resolution	$3.6~V \leq V\text{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI0 to ANI3, ANI16 to ANI22	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μS
		ANTO LO ANIZZ	$1.8~V \leq V \text{DD} \leq 5.5~V$	17		39	μS
				57		95	μS
Conversion time	tconv	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: internal reference	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.5625		39	μS
		voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μS
Zero-scale error <sup>Notes 1, 2</sup>	EZS	10-bit resolution				±0.60	%FSR
						±0.85 Note 3	%FSR
Full-scale error <sup>Notes 1, 2</sup>	EFS	10-bit resolution				±0.60	%FSR
						±0.85 Note 3	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution				±4.0	LSB
						±6.5 Note 3	LSB
Differential linearity error Note 1	DLE	10-bit resolution				±2.0	LSB
						±2.5 Note 3	LSB
Analog input voltage	VAIN	ANI0 to ANI3, ANI16 to ANI2	2	0		VDD	V
		Internal reference voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)			VBGR Note 4		V
			Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)			l	V

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS}$	- 0.V. Beference voltage (1) - Vee	Potoronoo voltago () - Voo)
$(1A = -40 \ 10 + 65 \ C, 1.6 \ V \le V D \le 5.5 \ V, V \le 1.6 \ V \le $	a = 0 v, neierence vonage (+) = voo,	neierence voltage(-) = vss)

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).
- 4. Refer to 28.6.2 Temperature sensor/internal reference voltage characteristics.



### (2) 30-pin products

<u>(Ta = -40 to</u>	+105°C,	2.4 V ≤ V	DD $\leq$ 5.5 V, Vss =	= 0 V)		_	-		(2/2)			
Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit			
Supply	DD2 Note 2	HALT	HS (High-speed	$f_{IH} = 24 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		440	2300	μA			
current Note 1		mode	main) mode <sup>№066</sup>		$V_{DD} = 3.0 V$		440	2300				
				$f_{IH} = 16 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		400	1700	μA			
					$V_{DD} = 3.0 V$		400	1700				
				$f_{MX} = 20 \text{ MHz}^{Note 3}$ ,	Square wave input		280	1900	μA			
			-	$V_{DD} = 5.0 V$	Resonator connection		450	2000				
				$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		280	1900	μA			
				$V_{DD} = 3.0 V$	Resonator connection		450	2000				
				$f_{MX} = 10 \text{ MHz}^{Note 3}$ ,	Square wave input		190	1020	μA			
				$V_{DD} = 5.0 V$	Resonator connection		260	1100				
							$f_{MX} = 10 \text{ MHz}^{Note 3}$ ,	Square wave input		190	1020	μA
				$V_{DD} = 3.0 V$	Resonator connection		260	1100				
	DD3 Note 5	STOP	$T_A = -40^{\circ}C$				0.18	0.50	μA			
		mode	T <sub>A</sub> = +25°C				0.23	0.50				
	T <sub>A</sub> = +50°C	T <sub>A</sub> = +50°C				0.30	1.10					
		$T_{A} = +70^{\circ}C$ $T_{A} = +85^{\circ}C$	T <sub>A</sub> = +70°C				0.46	1.90				
			T <sub>A</sub> = +85°C				0.75	3.30				
			T <sub>A</sub> = +105°C				2.94	15.30				

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.


- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator clock is stopped.
- 4. When high-speed system clock is stopped.
- Not including the current flowing into the 12-bit interval timer and watchdog timer. 5.
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS (High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz VDD = 2.4 V to 5.5 V @1 MHz to 16 MHz


- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: high-speed on-chip oscillator clock frequency
  - 3. Except STOP mode, temperature condition of the TYP. value is TA = 25°C.




### Minimum Instruction Execution Time during Main System Clock Operation




### **AC Timing Test Point**




### External Main System Clock Timing








## CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- Remarks 1. p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)
  2. fMCK: Serial array unit operation clock frequency
  - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3))



Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit			
			MIN.	MAX.				
SCLr clock frequency	fsc∟	$C_{\text{b}} = 100 \text{ pF},  \text{R}_{\text{b}} = 3  \text{k} \Omega$		100 Note 1	kHz			
Hold time when SCLr = "L"	tLOW	$C_b$ = 100 pF, $R_b$ = 3 k $\Omega$	4600		ns			
Hold time when SCLr = "H"	tніgн	$C_{\rm b}=100~pF,~R_{\rm b}=3~k\Omega$	4600		ns			
Data setup time (reception)	tsu:dat	$C_{\rm b}=100~pF,~R_{\rm b}=3~k\Omega$	1/fмск + 580 <sup>Note 2</sup>		ns			
Data hold time (transmission)	thd:dat	$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$	0	1420	ns			


### (4) During communication at same potential (simplified I<sup>2</sup>C mode)

## $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$


Notes 1. The value must also be equal to or less than fmck/4.

- Set tsu:DAT so that it will not exceed the hold time when SCLr = "L" or SCLr = "H". 2.
- Caution Select the N-ch open drain output (VDD tolerance) mode for SDAr by using port output mode register h (POMh).

Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



- **Remarks 1.**  $R_b$  [ $\Omega$ ]:Communication line (SDAr) pull-up resistance Cb [F]: Communication line (SCLr, SDAr) load capacitance
  - 2. r: IIC number (r = 00, 01, 11, 20), h: = POM number (h = 0, 1, 4, 5)

3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number (m = 0, 1), n: Channel number (0, 1, 3)



(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp external clock input)
(T₄ = –40 to +105°C, 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions		HS (high-spe Mod	,	Unit
				MIN.	MAX.	
SCKp cycle time Note 1	<b>t</b> кСY2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	20 MHz < fmck $\leq$ 24 MHz	<b>24/f</b> мск		ns
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмск ≤ 20 MHz	<b>20/f</b> мск		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	<b>16/f</b> мск		ns
			fмск $\leq$ 4 MHz	<b>12/</b> fмск		ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V,$	20 MHz < fмск ≤ 24 MHz	<b>32/</b> fмск		ns
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмск $\leq$ 20 MHz	<b>28/</b> fмск		ns
			8 MHz < fмск $\leq$ 16 MHz	24/fмск		ns
			4 MHz < fмск $\leq$ 8 MHz	<b>16/</b> fмск		ns
			fмск $\leq$ 4 MHz	12/fмск		ns
		$2.4~V \leq V_{\text{DD}} < 3.3~V,$	20 MHz < fмск $\leq$ 24 MHz	72/fмск		ns
		$1.6~V \leq V_b \leq 2.0~V$	16 MHz < fмск ≤ 20 MHz	<b>6</b> 4/fмск		ns
			8 MHz < fмск $\leq$ 16 MHz	<b>52/</b> fмск		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	32/fмск		ns
			fмск $\leq$ 4 MHz	20/fмск		ns
SCKp high-/low-level	tкн2, tк∟2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V$		tkcy2/2 – 24		ns
width		$2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V$		tkcy2/2 – 36		ns
		$2.4 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V}, 1.0 \text{ V}$	$6 \text{ V} \leq V_b \leq 2.0 \text{ V}$	tkcy2/2 – 100		ns
SIp setup time	tsik2	4.0 V $\leq$ V_{DD} $\leq$ 5.5 V, 2.7 V $\leq$ V_{DD} $\leq$ 4.0 V		1/fмск + 40		ns
(to SCKp↑) Note 2		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V}$	$3~V \leq V_b \leq 2.7~V$	1/fмск + 40		ns
		$2.4~V \leq V_{\text{DD}} < 3.3~V,~1.6~V \leq V_{\text{DD}} \leq 2.0~V$		1/fмск + 60		ns
SIp hold time (from SCKp↑) <sup>№ote 3</sup>	tksi2			1/fмск + 62		ns
Delay time from SCKp $\downarrow$ to	tĸso2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7$	$7 \text{ V} \leq V_b \leq 4.0 \text{ V},$		2/fмск +	ns
SOp output Note 4		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ km}$	2		240	
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V}$	$3 V \leq V_b \leq 2.7 V,$		2/fмск +	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ ks}$	2		428	
		$2.4 \text{ V} \le \text{V}_{\text{DD}}$ < $3.3 \text{ V}$ , $1.0 \text{ C}$	$6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V},$		2/fмск +	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ kg}$	2		1146	


**Notes 1.** Transfer rate in the SNOOZE mode: MAX. 1 Mbps

2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp<sup>↑</sup>" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Cautions 1. Select the TTL input buffer for the SIp and SCKp pins and the N-ch open drain output (Vbb tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
  - 2. CSI01 and CSI11 cannot communicate at different potential.



### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- Remarks 1. Rb [Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb [F]: Communication line (SDAr, SCLr) load capacitance, Vb [V]: Communication line voltage
  - **2.** r: IIC Number (r = 00, 20)
  - 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number (m = 0,1), n: Channel number (n = 0))



## 3.6.4 LVD circuit characteristics

## LVD Detection Voltage of Reset Mode and Interrupt Mode (T<sub>A</sub> = -40 to +105°C, V<sub>PDR</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	VLVDO	Power supply rise time	3.90	4.06	4.22	V
		Power supply fall time	3.83	3.98	4.13	V
	VLVD1	Power supply rise time	3.60	3.75	3.90	V
		Power supply fall time	3.53	3.67	3.81	V
	VLVD2	Power supply rise time	3.01	3.13	3.25	V
		Power supply fall time	2.94	3.06	3.18	V
	V <sub>LVD3</sub>	Power supply rise time	2.90	3.02	3.14	V
		Power supply fall time	2.85	2.96	3.07	V
	VLVD4	Power supply rise time	2.81	2.92	3.03	V
		Power supply fall time	2.75	2.86	2.97	V
		Power supply rise time	2.70	2.81	2.92	v
		Power supply fall time	2.64	2.75	2.86	v
	VLVD6	Power supply rise time	2.61	2.71	2.81	V
		Power supply fall time	2.55	2.65	2.75	V
	VLVD7	Power supply rise time	2.51	2.61	2.71	V
		Power supply fall time	2.45	2.55	2.65	V
Minimum pulse width	tıw		300			μs
Detection delay time					300	μs




### 4.2 24-pin products

R5F1027AANA, R5F10279ANA, R5F10278ANA, R5F10277ANA R5F1037AANA, R5F10379ANA, R5F10378ANA, R5F10377ANA R5F1027ADNA, R5F10279DNA, R5F10278DNA, R5F10277DNA R5F1037ADNA, R5F10379DNA, R5F10378DNA, R5F10377DNA R5F1027AGNA, R5F10279GNA, R5F10278GNA, R5F10277GNA

<R>

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN24-4x4-0.50	PWQN0024KE-A	P24K8-50-CAB-1	0.04

S



(UNIT:mm) DIMENSIONS ITEM D  $4.00\pm\!0.05$ Е  $4.00 \pm 0.05$ А 0.75±0.05 0.25 + 0.05 - 0.07b 0.50 е Lp  $0.40\pm\!0.10$ х 0.05 у 0.05

l r	ITEM		D2		E2			
			MIN	NOM	MAX	MIN	NOM	MAX
EXPO DIE PA VARIA		А	2.45	2.50	2.55	2.45	2.50	2.55

DETAIL OF (A) PART

©2012 Renesas Electronics Corporation. All rights reserved.



**Revision History** 

## RL78/G12 Data Sheet

			Description		
Rev.	Date	Page	Summary		
1.00	Dec 10, 2012	-	First Edition issued		
2.00	Sep 06, 2013	1	Modification of 1.1 Features		
	3	Modification of 1.2 List of Part Numbers			
	4	Modification of Table 1-1. List of Ordering Part Numbers, Note, and Caution			
		7 to 9	Modification of package name in 1.4.1 to 1.4.3		
		14	Modification of tables in 1.7 Outline of Functions		
		17	Modification of description of table in 2.1 Absolute Maximum Ratings (TA = 25°C)		
		18	Modification of table, Note, and Caution in 2.2.1 X1 oscillator characteristics		
		18 19	Modification of table in 2.2.2 On-chip oscillator characteristics		
		20	Modification of Note 3 in 2.3.1 Pin characteristics (1/4)		
			Modification of Note 3 in 2.3.1 Pin characteristics (2/4)		
		23	Modification of Notes 1 and 2 in (1) 20-, 24-pin products (1/2)		
		24	Modification of Notes 1 and 3 in (1) 20-, 24-pin products (2/2)		
		25	Modification of Notes 1 and 2 in (2) 30-pin products (1/2)		
		26	Modification of Notes 1 and 3 in (2) 30-pin products (2/2)		
		27	Modification of (3) Peripheral functions (Common to all products)		
		28	Modification of table in 2.4 AC Characteristics		
		29	Addition of Minimum Instruction Execution Time during Main System Clock Operation		
		30	Modification of figures of AC Timing Test Point and External Main System Clock Timing		
		31	Modification of figure of AC Timing Test Point		
		31	Modification of description and Note 2 in (1) During communication at same potential (UART mode)		
	32	Modification of description in (2) During communication at same potential (CSI mode)			
		33	Modification of description in (3) During communication at same potential (CSI mode)		
		34	Modification of description in (4) During communication at same potential (CSI mode)		
		36	Modification of table and Note 2 in (5) During communication at same potential		
			(simplified l <sup>2</sup> C mode)		
		38, 39	Modification of table and Notes 1 to 9 in (6) Communication at different potential		
		00,00	(1.8 V, 2.5 V, 3 V) (UART mode)		
		40	Modification of Remarks 1 to 3 in (6) Communication at different potential (1.8 V,		
		10	2.5 V, 3 V) (UART mode)		
		41	Modification of table in (7) Communication at different potential (2.5 V, 3 V) (CSI mode)		
		42	Modification of Caution in (7) Communication at different potential (2.5 V, 3 V) (CSI mode)		
		43	Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI		
		40	mode) (1/3)		
		44	Modification of table and Notes 1 and 2 in (8) Communication at different potential (1.8		
		44	V, 2.5 V, 3 V) (CSI mode) (2/3)		
		45	Modification of table, Note 1, and Caution 1 in (8) Communication at different potential		
	45	(1.8  V, 2.5  V, 3  V) (CSI mode) (3/3)			
		47	Modification of table in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI		
		47	mode)		
		50	Modification of table, Note 1, and Caution 1 in (10) Communication at different potential		
		50	(1.8  V, 2.5  V, 3  V) (simplified I <sup>2</sup> C mode)		
		50	Modification of Remark in 2.5.2 Serial interface IICA		
		52	Addition of table to 2.6.1 A/D converter characteristics		
		53			
		53	Modification of description in 2.6.1 (1)		
		54	Modification of Notes 3 to 5 in 2.6.1 (1)		
		54	Modification of description and Notes 2 to 4 in 2.6.1 (2)		

			Description
Rev.	Date	Page	Summary
2.00 Sep 06,	Sep 06, 2013	55	Modification of description and Notes 3 and 4 in 2.6.1 (3)
		56	Modification of description and Notes 3 and 4 in 2.6.1 (4)
		57	Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics
		57	Modification of table and Note in 2.6.3 POR circuit characteristics
		58	Modification of table in 2.6.4 LVD circuit characteristics
		59	Modification of table of LVD detection voltage of interrupt & reset mode
		59	Modification of number and title to 2.6.5 Power supply voltage rising slope characteristics
		61	Modification of table, figure, and Remark in 2.10 Timing of Entry to Flash Memory
			Programming Modes
		62 to 103	Addition of products of industrial applications (G: $T_A = -40$ to $+105^{\circ}C$ )
		104 to 106	Addition of products of industrial applications (G: $T_A = -40$ to $+105^{\circ}C$ )
2.10	Mar 25, 2016	6	Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/G12
		7	Modification of Table 1-1 List of Ordering Part Numbers
		8	Addition of product name (RL78/G12) and description (Top View) in 1.4.1 20-pin products
		9	Addition of product name (RL78/G12) and description (Top View) in 1.4.2 24-pin products
		10	Addition of product name (RL78/G12) and description (Top View) in 1.4.3 30-pin products
		15	Modification of description in 1.7 Outline of Functions
		16	Modification of description, and addition of target products
		52	Modification of note 2 in 2.5.2 Serial interface IICA
		60	Modification of title and note, and addition of caution in 2.7 RAM Data Retention Characteristics
		60	Modification of conditions in 2.8 Flash Memory Programming Characteristics
		62	Modification of description, and addition of target products and remark
		94	Modification of note 2 in 3.5.2 Serial interface IICA
		102	Modification of title and note in 3.7 RAM Data Retention Characteristics
		102	Modification of conditions in 3.8 Flash Memory Programming Characteristics
		104 to 106	Addition of package name

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.