

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	12KB (12K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	30-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	30-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f102a9dsp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Code flash	Data flash	RAM	20 pins	24 pins	30 pins
16 KB	2 KB	2 KB	_	—	R5F102AA
	_		_	—	R5F103AA
	2 KB	1.5 KB	R5F1026A Note 1	R5F1027A ^{Note 1}	
	_		R5F1036A Note 1	R5F1037A Note 1	
12 KB	2KB	1 KB	R5F10269 Note 1	R5F10279 Note 1	R5F102A9
	_		R5F10369 Note 1	R5F10379 Note 1	R5F103A9
8 KB	2 KB	768 B	R5F10268 Note 1	R5F10278 Note 1	R5F102A8
	—		R5F10368 Note 1	R5F10378 Note 1	R5F103A8
4 KB	2KB	512 B	R5F10267	R5F10277	R5F102A7
	_		R5F10367	R5F10377	R5F103A7
2 KB	2 KB	256 B	R5F10266 Note 2		
	—		R5F10366 Note 2	—	—

O ROM, RAM capacities

Notes 1. This is 640 bytes when the self-programming function or data flash function is used. (For details, see CHAPTER 3 CPU ARCHITECTURE.)

2. The self-programming function cannot be used for R5F10266 and R5F10366.

Caution When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.



<R>

1.2 List of Part Numbers




Figure 1-1. Part Number, Memory Size, and Package of RL78/G12

Notes 1. For details about the differences between the R5F102 products and the R5F103 products of RL78/G12, see 1.1 Differences between the R5F102 Products and the R5F103 Products.

2. Products only for "A: Consumer applications ($T_A = -40$ to $+85^{\circ}C$)" and "D: Industrial applications ($T_A = -40$ to $+85^{\circ}C$)"



(1/2)

2.3.2 Supply current characteristics

(1) 20-, 24-pin products

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit			
Supply	IDD1	Operating	HS(High-speed	$f_{IH}=24~MHz^{\text{Note 3}}$	Basic	$V_{DD} = 5.0 V$		1.5		mA			
current ^{Note 1}		mode	main) mode ^{№te4}		operation	$V_{DD} = 3.0 V$		1.5					
				Normal	$V_{DD} = 5.0 V$		3.3	5.0	mA				
					operation	$V_{DD} = 3.0 V$		3.3	5.0				
				$f_{\text{IH}} = 16 \; MHz^{\text{Note 3}}$		$V_{DD} = 5.0 V$		2.5	3.7	mA			
						$V_{DD} = 3.0 V$		2.5	3.7				
		LS(Low-speed	$f_{\text{IH}} = 8 \; MHz^{\text{Note 3}}$		$V_{DD} = 3.0 V$		1.2	1.8	mA				
			main) mode ^{№™4}			$V_{DD} = 2.0 V$		1.2	1.8				
			HS(High-speed main) mode ^{Notest}	$f_{MX} = 20 \text{ MHz}^{Note 2},$		Square wave input		2.8	4.4	mA			
				$V_{DD} = 5.0 \text{ V}$		Resonator connection		3.0	4.6				
				$\label{eq:masses} \begin{split} f_{\text{MX}} &= 20 \ \text{MHz}^{\text{Note 2}}, \\ V_{\text{DD}} &= 3.0 \ \text{V} \\ \\ f_{\text{MX}} &= 10 \ \text{MHz}^{\text{Note 2}}, \end{split}$		Square wave input		2.8	4.4	mA			
						Resonator connection		3.0	4.6				
						Square wave input		1.8	2.6	mA			
							$V_{DD} = 5.0 \text{ V}$		Resonator connection		1.8	2.6	
											$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input
				$V_{DD} = 3.0 V$		Resonator connection		1.8	2.6				
				LS(Low-speed	$f_{MX} = 8 MHz^{Note2}$,		Square wave input		1.1	1.7	mA		
			main) mode ^{№æ₄}	$V_{DD} = 3.0 \text{ V}$		Resonator connection		1.1	1.7				
				$f_{MX} = 8 \text{ MHz}^{Note 2},$		Square wave input		1.1	1.7	mA			
				VDD = 2.0 V		Resonator connection		1.1	1.7				

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.


- 2. When high-speed on-chip oscillator clock is stopped.
- **3.** When high-speed system clock is stopped
- **4.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: $V_{DD} = 2.7 \text{ V}$ to 5.5 V @1 MHz to 24 MHz $V_{DD} = 2.4 \text{ V}$ to 5.5 V @1 MHz to 16 MHz

- LS(Low speed main) mode: $V_{DD} = 1.8 V$ to 5.5 V @1 MHz to 8 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fil: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$.




Minimum Instruction Execution Time during Main System Clock Operation



When the high-speed on-chip oscillator clock is selected During self programming When high-speed system clock is selected _ _ _

_ . _ .

TCY vs VDD (LS (low-speed main) mode)




When the high-speed on-chip oscillator clock is selected

--- During self programming ---. When high-speed system clock is selected



AC Timing Test Point





- 5. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.
- 6. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq V_DD < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-Cb \times Rb \times ln (1 - \frac{2.0}{Vb})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =

 $\begin{array}{c} \displaystyle \frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \\ \hline \\ \displaystyle (\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits} \end{array} \times 100 \ [\%]$ * This value is the theoretical value of the relative difference between the transmission and reception sides.

- 7. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- 8. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq V_DD < 3.3 V, 1.6 V \leq V_b \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =

$$\frac{1}{\text{ransfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}$$

$$\frac{1}{(1 - \frac{1.5}{V_b})} \times 100 \,[\%]$$
Transfer rate


* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 9. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 8 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDg pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and V_{IL}, see the DC characteristics with TTL input buffer selected.





- **Notes 1.** When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1
 - **2.** When DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
- Caution Select the TTL input buffer for the SI00 pin and the N-ch open drain output (V_{DD} tolerance) mode for the SO00 pin and SCK00 pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b [Ω]:Communication line (SCK00, SO00) pull-up resistance, C_b [F]: Communication line (SCK00, SO00) load capacitance, V_b [V]: Communication line voltage
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS00 bit of serial mode register 00 (SMR00).)





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)







2.6.2 Temperature sensor/internal reference voltage characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.50	V
Temperature coefficient	Fvtmps	Temperature sensor output voltage that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs


(T_A = -40 to +85°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, HS (high-speed main) mode

2.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.47	1.51	1.55	V
	VPDR	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width Note	TPW		300			μS

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





LVD detection voltage of interrupt & reset n	node
$(T_{4} - 10 t_{0} + 85^{\circ}C)$ Van $< Van < 5.5 V$ Van $= ($	N 1/1

Parameter	Symbol		Con	MIN.	TYP.	MAX.	Unit	
Interrupt and reset	VLVDB0	VPOC2,	VPOC1, VPOC0 = 0, 0, 1, fa	1.80	1.84	1.87	V	
mode	VLVDB1		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB2		LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	VLVDB3		LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	VPOC2,	VPOC1, VPOC0 = 0, 1, 0, fa	ling reset voltage	2.40	2.45	2.50	V
	VLVDC1		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2		LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDC3		LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.68	3.75	3.82	V
			Falling interrupt voltage		3.60	3.67	3.74	V
	VLVDD0	VPOC2,	VPOC1, VPOC1 = 0, 1, 1, fa	ling reset voltage	2.70	2.75	2.81	V
	VLVDD1		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2		LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	V LVDD3		LVIS1, LVIS0 = 0, 0	Rising reset release voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	V

2.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 28.4 AC Characteristics.



(2) 30-pin products

$A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = 0^{-1}$	V)
--	----

(T _A = -40 to	$T_{A} = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V} $ (1/2)									(1/2)
Parameter	Symbol		Conditions					TYP.	MAX.	Unit
Supply	IDD1 Operating HS (High-speed $f_{H} = 24 \text{ MHz}^{Note 3}$		$f_{IH} = 24 \ MHz^{Note 3}$	Basic	VDD = 5.0 V		1.5		mA	
current ^{Note 1}		mode	main) mode ^{№084}		operation	VDD = 3.0 V		1.5		
					Normal	V _{DD} = 5.0 V		3.7	5.8	mA
	$f_{H} = 16 \text{ MHz}^{\text{Note 3}}$ $f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$		operation	VDD = 3.0 V		3.7	5.8			
			V _{DD} = 5.0 V		2.7	4.2	mA			
				VDD = 3.0 V		2.7	4.2			
		$f_{MX} = 20 \text{ MHz}^{Note 2},$		Square wave input		3.0	4.9	mA		
				$V_{DD} = 5.0 \text{ V}$		Resonator connection		3.2	5.0	
				$f_{MX} = 20 \text{ MHz}^{Note 2},$		Square wave input		3.0	4.9	mA
				$V_{\text{DD}} = 3.0 \text{ V}$		Resonator connection		3.2	5.0	
	V _{DD} = 5.0 V	$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input		1.9	2.9	mA		
			$V_{\text{DD}} = 5.0 \text{ V}$		Resonator connection		1.9	2.9		
		$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input		1.9	2.9	mA		
				$V_{DD} = 3.0 \text{ V}$		Resonator connection		1.9	2.9	

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. When high-speed on-chip oscillator clock is stopped.
- 3. When high-speed system clock is stopped
- 4. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz VDD = 2.4 V to 5.5 V @1 MHz to 16 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$.



(2) 30-pin products

<u>(Ta = -40 to</u>	+105°C,	2.4 V ≤ V	DD \leq 5.5 V, Vss =	= 0 V)		_	-		(2/2)
Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD2 Note 2	HALT	HS (High-speed	$f_{IH} = 24 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		440	2300	μA
current Note 1		mode	main) mode ^{№066}	te 6	$V_{DD} = 3.0 V$		440	2300	
				$f_{IH} = 16 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		400	1700	μA
					$V_{DD} = 3.0 V$		400	1700	
				$f_{MX} = 20 \text{ MHz}^{Note 3}$,	Square wave input		280	1900	μA
				$V_{DD} = 5.0 V$	Resonator connection		450	2000	
				$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		280	1900	μA
				VDD = 3.0 V	Resonator connection		450	2000	
				$f_{MX} = 10 \text{ MHz}^{Note 3}$,	Square wave input		190	1020	μA
				$V_{DD} = 5.0 V$	Resonator connection		260	1100	
				$f_{MX} = 10 \text{ MHz}^{Note 3}$,	Square wave input		190	1020	μA
				$V_{DD} = 3.0 V$	Resonator connection		260	1100	
	DD3 Note 5	STOP	$T_A = -40^{\circ}C$				0.18	0.50	μA
		mode	T _A = +25°C				0.23	0.50	
		T _A = +50°C				0.30	1.10		
		T _A = +	T _A = +70°C				0.46	1.90	
			T _A = +85°C				0.75	3.30	
			T _A = +105°C				2.94	15.30	

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator clock is stopped.
- 4. When high-speed system clock is stopped.
- Not including the current flowing into the 12-bit interval timer and watchdog timer. 5.
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.


HS (High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz VDD = 2.4 V to 5.5 V @1 MHz to 16 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - 3. Except STOP mode, temperature condition of the TYP. value is TA = 25°C.



3.5 Peripheral Functions Characteristics

AC Timing Test Point



3.5.1 Serial array unit


(1) During communication at same potential (UART mode) (T_A = -40 to +105°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	HS (high-spee	ed main) Mode	Unit
			MIN.	MAX.	
Transfer rate				fмск/12	bps
Note 1		Theoretical value of the maximum transfer rate $f_{CLK} = f_{MCK}^{Note2}$		2.0	Mbps


Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are: HS (high-speed main) mode: 24 MHz (2.7 V \leq V_{DD} \leq 5.5 V) 16 MHz (2.4 V \leq V_{DD} \leq 5.5 V)
- **Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

- 2. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
 - m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))




Parameter	Symbol	Con	Conditions		main) Mode	Unit
				MIN.	MAX.	
SCKp cycle time Note4	tксү2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	20 MHz < fмск	16/fмск		ns
			fмск ≤ 20 MHz	12/fмск		ns
		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	16 MHz < fмск	16/fмск		ns
			fмск ≤ 16 MHz	12/fмск		ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		12/fмск		ns
				and 1000		
SCKp high-/low-level width	tкн2,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		tксү2/2–14		ns
	tĸ∟2	$2.7~V \le V_{\text{DD}} \le 5.5~V$		tксү2/2–16		ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		tксү2/2–36		ns
SIp setup time (to SCKp↑)	tsik2	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1/fмск + 40		ns	
Note 1		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		1/fмск + 60		ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi2			1/fмск + 62		ns
Delay time from SCKp \downarrow to	tĸso2	C = 30 pF Note4	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		2/fмск + 66	ns
SOp output Note 3			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		2/fмск + 113	ns

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (T_A = -40 to +105°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- **Caution** Select the normal input buffer for the SIp and SCKp pins and the normal output mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

CSI mode connection diagram (during communication at same potential)





(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp external clock input)
(T₄ = –40 to +105°C, 2.4 V ≤ V _{DD} ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol		Conditions	HS (high-spe Mod	,	Unit
			MIN.	MAX.		
SCKp cycle time Note 1	t кСY2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	20 MHz < fmck \leq 24 MHz	24/f мск		ns
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмск ≤ 20 MHz	20/f мск		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	16/f мск		ns
			fмск \leq 4 MHz	12/ fмск		ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V,$	20 MHz < fмск ≤ 24 MHz	32/ fмск		ns
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмск \leq 20 MHz	28/ fмск		ns
			8 MHz < fмск \leq 16 MHz	24/fмск		ns
			4 MHz < fмск \leq 8 MHz	16/ fмск		ns
			fмск \leq 4 MHz	12/fмск		ns
		$2.4~V \leq V_{\text{DD}} < 3.3~V,$	20 MHz < fмск \leq 24 MHz	72/fмск		ns
		$1.6~V \leq V_b \leq 2.0~V$	16 MHz < fмск ≤ 20 MHz	6 4/fмск		ns
			8 MHz < fмск \leq 16 MHz	52/ fмск		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	32/fмск		ns
			fмск \leq 4 MHz	20/fмск		ns
SCKp high-/low-level	tкн2,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7$	$7~V \leq V_{b} \leq 4.0~V$	tkcy2/2 – 24		ns
width	tĸ∟2	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V}$	$3~V \leq V_b \leq 2.7~V$	tkcy2/2 – 36		ns
		$2.4 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V}, 1.0 \text{ V}$	$6 \text{ V} \leq V_b \leq 2.0 \text{ V}$	tkcy2/2 - 100		ns
SIp setup time	tsik2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{DD}} \leq 4.0~V$		1/fмск + 40		ns
(to SCKp↑) Note 2		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V}$	$3~V \leq V_b \leq 2.7~V$	1/fмск + 40		ns
		$2.4 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V}, 1.0 \text{ V}$	$6 \text{ V} \leq V_{\text{DD}} \leq 2.0 \text{ V}$	1/fмск + 60		ns
SIp hold time (from SCKp↑) ^{№ote 3}	tksi2			1/fмск + 62		ns
Delay time from SCKp \downarrow to	tĸso2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7$	$7 \text{ V} \leq V_b \leq 4.0 \text{ V},$		2/fмск +	ns
SOp output Note 4		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ km}$	2		240	
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V}$	$3 V \leq V_b \leq 2.7 V,$		2/fмск +	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ ks}$	2		428	
		$2.4 \text{ V} \le \text{V}_{\text{DD}}$ < 3.3 V , 1.0 C	$6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V},$		2/fмск +	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ kg}$	2		1146	

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Cautions 1. Select the TTL input buffer for the SIp and SCKp pins and the N-ch open drain output (Vbb tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.



3.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode (T_A = -40 to +105°C, V_{PDR} \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	VLVDO	Power supply rise time	3.90	4.06	4.22	V
		Power supply fall time	3.83	3.98	4.13	V
	VLVD1	Power supply rise time	3.60	3.75	3.90	V
		Power supply fall time	3.53	3.67	3.81	V
	VLVD2	Power supply rise time	3.01	3.13	3.25	V
		Power supply fall time	2.94	3.06	3.18	V
	V _{LVD3}	Power supply rise time	2.90	3.02	3.14	V
		Power supply fall time	2.85	2.96	3.07	V
	VLVD4	Power supply rise time	2.81	2.92	3.03	V
		Power supply fall time	2.75	2.86	2.97	V
	VLVD5	Power supply rise time	2.70	2.81	2.92	V
		Power supply fall time	2.64	2.75	2.86	V
	VLVD6	Power supply rise time	2.61	2.71	2.81	V
		Power supply fall time	2.55	2.65	2.75	V
	VLVD7	Power supply rise time	2.51	2.61	2.71	V
		Power supply fall time	2.45	2.55	2.65	V
Minimum pulse width	tıw		300			μs
Detection delay time					300	μs



Rising reset release voltage

Falling interrupt voltage

MAX.

2.86

3.03

2.97

3.14

3.07

4.22

4.13

3.90

3.83

4.06

3.98

Unit

v

V

V

v

V

V

٧

LVD detection voltage of interrupt & reset mode

(T _A = −40 to +10	5°C, Vpd	$r \leq V dc$	o ≤ 5.5 V, Vss = 0 V)				
Parameter	Symbol		Cone	ditions	MIN.	TYP.	
Interrupt and reset	VLVDD0	VPOC2,	VPOC1, VPOC1 = 0, 1, 1, fal	ling reset voltage	2.64	2.75	
mode	VLVDD1		LVIS1, LVIS0 = 1, 0	Rising reset release voltage	2.81	2.92	
				Falling interrupt voltage	2.75	2.86	
	VLVDD2		LVIS1, LVIS0 = 0, 1	Rising reset release voltage	2.90	3.02	
				Falling interrupt voltage	2.85	2.96	

LVIS1, LVIS0 = 0, 0

3.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

VLVDD3

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 29.4 AC Characteristics.




<R>

<R> 3.7 RAM Data Retention Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		1.44 ^{Note}		5.5	V

<R> Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



3.8 Flash Memory Programming Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclк		1		24	MHz
Code flash memory rewritable times Notes 1, 2, 3	Cerwr	Retained for 20 years $T_A = 85^{\circ}C^{Notes 4}$	1,000			Times
Data flash memory rewritable times Notes 1, 2, 3		Retained for 1 year $T_A = 25^{\circ}C^{Notes 4}$		1,000,000		
		Retained for 5 years $T_A = 85^{\circ}C^{Notes 4}$	100,000			
		Retained for 20 years $T_A = 85^{\circ}C^{Notes 4}$	10,000			

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
- 4. This temperature is the average value at which data are retained.




4. PACKAGE DRAWINGS

4.1 20-pin products


R5F1026AASP, R5F10269ASP, R5F10268ASP, R5F10267ASP, R5F10266ASP R5F1036AASP, R5F10369ASP, R5F10368ASP, R5F10367ASP, R5F10366ASP R5F1026ADSP, R5F10269DSP, R5F10268DSP, R5F10267DSP, R5F10266DSP R5F1036ADSP, R5F10369DSP, R5F10368DSP, R5F10367DSP, R5F10366DSP R5F1026AGSP, R5F10269GSP, R5F10268GSP, R5F10267GSP, R5F10266GSP

<R>

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-LSSOP20-4.4x6.5-0.65	PLSP0020JB-A	P20MA-65-NAA-1	0.1	



 detail of lead end





	(UNIT:mm)
ITEM	DIMENSIONS
D	6.50±0.10
Е	4.40±0.10
HE	6.40±0.20
А	1.45 MAX.
A1	0.10±0.10
A2	1.15
е	0.65±0.12
bp	0.22 + 0.10 - 0.05
С	0.15 + 0.05 - 0.02
L	0.50±0.20
У	0.10
θ	0° to 10°

©2012 Renesas Electronics Corporation. All rights reserved.

1.Dimensions "%1" and "%2" do not include mold flash.

2.Dimension "X3" does not include trim offset.



Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

California Eastern Laboratories. Inc. 4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited ntury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong t 1601-1611, 16/F., Tower 2, Grand Cen : +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malavsia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141