

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	30-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	30-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f102aadsp-x0

RL78/G12 1. OUTLINE

#### 1.3 Differences between the R5F102 Products and the R5F103 Products

The following are differences between the R5F102 products and the R5F103 products.

- O Whether the data flash memory is mounted or not
- O High-speed on-chip oscillator oscillation frequency accuracy
- O Number of channels in serial interface
- O Whether the DMA function is mounted or not
- O Whether a part of the safety functions are mounted or not

### 1.3.1 Data Flash

The data flash memory of 2 KB is mounted on the R5F102 products, but not on the R5F103 products.

Product	Data Flash
R5F102 products	2KB
R5F1026A, R5F1027A, R5F102AA,	
R5F10269, R5F10279, R5F102A9,	
R5F10268, R5F10278, R5F102A8,	
R5F10267, R5F10277, R5F102A7,	
R5F10266 Note	
R5F103 products	Not mounted
R5F1036A, R5F1037A, R5F103AA,	
R5F10369, R5F10379, R5F103A9,	
R5F10368, R5F10378 R5F103A8,	
R5F10367, R5F10377, R5F103A7,	
R5F10366	

**Note** The RAM in the R5F10266 has capacity as small as 256 bytes. Depending on the customer's program specification, the stack area to execute the data flash library may not be kept and data may not be written to or erased from the data flash memory.

**Caution** When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.

RL78/G12 1. OUTLINE

# 1.5 Pin Identification

ANI0 to ANI3,		REGC:	Regulator Capacitance
ANI16 to ANI22:	Analog input	RESET:	Reset
AVREFM:	Analog Reference Voltage Minus	RxD0 to RxD2:	Receive Data
AVREFP:	Analog reference voltage plus	SCK00, SCK01, SCK11,	
EXCLK:	External Clock Input	SCK20:	Serial Clock Input/Output
	(Main System Clock)	SCL00, SCL01,	
INTP0 to INTP5	Interrupt Request From Peripheral	SCL11, SCL20, SCLA0:	Serial Clock Input/Output
KR0 to KR9:	Key Return	SDA00, SDA01, SDA11,	
P00 to P03:	Port 0	SDA20, SDAA0:	Serial Data Input/Output
P10 to P17:	Port 1	SI00, SI01, SI11, SI20:	Serial Data Input
P20 to P23:	Port 2	SO00, SO01, SO11,	
P30 to P31:	Port 3	SO20:	Serial Data Output
P40 to P42:	Port 4	TI00 to TI07:	Timer Input
P50, P51:	Port 5	TO00 to TO07:	Timer Output
P60, P61:	Port 6	TOOL0:	Data Input/Output for Tool
P120 to P122, P125:	Port 12	TOOLRxD, TOOLTxD:	Data Input/Output for External
P137:	Port 13		Device
P147:	Port 14	TxD0 to TxD2:	Transmit Data
PCLBUZ0, PCLBUZ1:	Programmable Clock Output/	VDD:	Power supply
	Buzzer Output	Vss:	Ground
		X1, X2:	Crystal Oscillator (Main System Clock)

RL78/G12 1. OUTLINE

(2/2)

Item		20.	-pin	24.	-pin	30-	nin (2/2		
nom		R5F1026x	R5F1036x	R5F1027x	R5F1037x	R5F102Ax	R5F103Ax		
Clock output/buzzer ou	tout	1101 1020	1 2						
2.35K 04Kpdb04Z20I 04	-12-01	2.44 kHz to 10		al hardware cloc	ck: f <sub>MAIN</sub> = 20 MH	l	-		
8/10-bit resolution A/D	converter		11 channels				8 channels		
Serial interface		[R5F1026x (20-pin), R5F1027x (24-pin)]							
		CSI: 2 chann	CSI: 2 channels/Simplified I <sup>2</sup> C: 2 channels/UART: 1 channel						
		[R5F102Ax (30-pin)]							
		CSI: 1 chann	nel/Simplified I <sup>2</sup> C	: 1 channel/UAF	RT: 1 channel				
		CSI: 1 chann	nel/Simplified I <sup>2</sup> C	: 1 channel/UAF	RT: 1 channel				
		CSI: 1 chann	nel/Simplified I <sup>2</sup> C	: 1 channel/UAF	RT: 1 channel				
l		[R5F1036x (20	)-pin), R5F1037	k (24-pin)]					
		CSI: 1 chann	nel/Simplified I <sup>2</sup> C	: 0 channel/UAF	RT: 1 channel				
		[R5F103Ax (30	[R5F103Ax (30-pin)]						
		CSI: 1 channel/Simplified I <sup>2</sup> C: 0 channel/UART: 1 channel							
	I <sup>2</sup> C bus			annel					
Multiplier and divider/multiply-		• 16 bits × 16 bits = 32 bits (unsigned or signed)							
accumulator	accumulator		• 32 bits × 32 bits = 32 bits (unsigned)						
		• 16 bits × 16 l	• 16 bits × 16 bits + 32 bits = 32 bits (unsigned or signed)						
DMA controller		2 channels	_	2 channels	_	2 channels	_		
Vectored interrupt	Internal	18	16	18	16	26	19		
sources	External			5		6	6		
Key interrupt		(	6	1	0	_	_		
Reset		Reset by RE							
			t by watchdog tir						
			t by power-on-re t by voltage dete						
			-		Note				
		Internal reset by illegal instruction execution Note     Internal reset by RAM parity error							
		Internal reset by illegal-memory access							
Power-on-reset circuit		Power-on-reset: 1.51 V (TYP)     Power-down-reset: 1.50 V (TYP)							
Voltage detector		Rising edge	• Rising edge : 1.88 to 4.06 V (12 stages)						
		• Falling edge : 1.84 to 3.98 V (12 stages)							
On-chip debug function	1	Provided							
Power supply voltage		V <sub>DD</sub> = 1.8 to 5.5 V							
Operating ambient tem	perature	$T_A = -40 \text{ to } +88$ (G: Industrial a	•	er applications,	D: Industrial app	olications), TA = -	40 to +105°C		

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

## 2.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Parameter	Symbols		Conditions	Ratings	Unit
Supply Voltage	V <sub>DD</sub>			-0.5 to + 6.5	V
REGC terminal input voltage <sup>Note1</sup>	Virego	REGC	REGC		V
Input Voltage	VII	Other than P60, F	P61	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 3</sup>	V
	Vı2	P60, P61 (N-ch o	pen drain)	-0.3 to 6.5	٧
Output Voltage	Vo			-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 3</sup>	٧
Analog input voltage	Val	20-, 24-pin produ	cts: ANI0 to ANI3, ANI16 to ANI22	-0.3 to V <sub>DD</sub> + 0.3	V
		30-pin products: A	ANIO to ANI3, ANI16 to ANI19	and -0.3 to AVREF(+)+0.3 Notes 3, 4	
Output current, high	<b>І</b> он1	Per pin	Other than P20 to P23	-40	mA
		Total of all pins	All the terminals other than P20 to P23	-170	mA
			20-, 24-pin products: P40 to P42	-70	mA
			30-pin products: P00, P01, P40, P120		
			20-, 24-pin products: P00 to P03 <sup>Note 5</sup> , P10 to P14 30-pin products: P10 to P17, P30, P31, P50, P51, P147	-100	mA
	<b>І</b> он2	Per pin	P20 to P23	-0.5	mA
		Total of all pins		-2	mA
Output current, low	l <sub>OL1</sub>	Per pin	Other than P20 to P23	40	mA
		Total of all pins	All the terminals other than P20 to P23	170	mA
			20-, 24-pin products: P40 to P42 30-pin products: P00, P01, P40, P120	70	mA
			20-, 24-pin products: P00 to P03 <sup>Note 5</sup> , P10 to P14, P60, P61 30-pin products: P10 to P17, P30, P31, P50, P51, P60, P61, P147	100	mA
	lo <sub>L2</sub>	Per pin	P20 to P23	1	mA
		Total of all pins		5	mA
Operating ambient temperature	Та			-40 to +85	°C
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

- Notes 1. 30-pin product only.
  - 2. Connect the REGC pin to  $V_{SS}$  via a capacitor (0.47 to 1  $\mu$ F). This value determines the absolute maximum rating of the REGC pin. Do not use it with voltage applied.
  - 3. Must be 6.5 V or lower.
  - 4. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.
  - 5. 24-pin products only.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port
  - **2.** AVREF(+): + side reference voltage of the A/D converter.
  - 3. Vss: Reference voltage



## 2.4 AC Characteristics

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$


Items	Symbol		Condition	S	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Tcy	Main system	HS (High-	$2.7~V \leq V_{DD} \leq 5.5~V$	0.04167		1	μS
instruction execution time)		clock (fMAIN) operation	speed main) mode	$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$	0.0625		1	μS
			LS (Low- speed main) mode	$1.8~V \le V_{DD} \le 5.5~V$	0.125		1	μs
		During self	HS (High-	$2.7~V \leq V_{DD} \leq 5.5~V$	0.04167		1	μS
		programming	speed main) mode	$2.4~V \leq V_{DD} < 2.7~V$	0.0625		1	μS
			LS (Low- speed main) mode	$1.8~V \le V_{DD} \le 5.5~V$	0.125		1	μs
External main system clock	fex	$2.7~V \leq V_{DD} \leq 5.5~V$			1.0		20.0	MHz
frequency		$2.4~V \leq V_{DD} < 2.7~V$			1.0		16.0	MHz
		$1.8~V \leq V_{DD} < 2$	.4 V		1.0		8.0	MHz
External main system clock input high-level width, low-level width	texh, texl	$2.7~V \leq V_{DD} \leq 5.5~V$			24			ns
		$2.4~V \leq V_{DD} < 2.7~V$			30			ns
level width		$1.8~V \leq V_{DD} < 2$	.4 V	60			ns	
TI00 to TI07 input high-level width, low-level width	тпн, тп∟				1/fмск + 10			ns
TO00 to TO07 output	fто	4.0 V ≤ V <sub>DD</sub> ≤ 5	.5 V				12	MHz
frequency		$2.7~V \leq V_{DD} < 4$	.0 V				8	MHz
		1.8 V ≤ V <sub>DD</sub> < 2	.7 V				4	MHz
PCLBUZ0, or PCLBUZ1	<b>f</b> PCL	4.0 V ≤ V <sub>DD</sub> ≤ 5	.5 V				16	MHz
output frequency		$2.7~V \leq V_{DD} < 4$	.0 V				8	MHz
		1.8 V ≤ V <sub>DD</sub> < 2	.7 V				4	MHz
INTP0 to INTP5 input high- level width, low-level width	tinth, tintl				1			μS
KR0 to KR9 input available width	tkr				250			ns
RESET low-level width	trsl				10			μS

## Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode register 0 (TMR0n). n: Channel number (n = 0 to 7))

## 2.5 Peripheral Functions Characteristics

#### **AC Timing Test Point**



## 2.5.1 Serial array unit

### (1) During communication at same potential (UART mode)

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

	,	1 = 122 = 616 1, 168 = 6 1,							
Parameter	Symbol	Conditions		Symbol Conditions		h-speed Mode	,	/-speed Mode	Unit
			MIN.	MAX.	MIN.	MAX.			
Transfer rate				fмск/6		fмск/6	bps		
Note 1		Theoretical value of the maximum transfer rate $f_{\text{CLK}} = f_{\text{MCK}}^{\text{Note2}}$		4.0		1.3	Mbps		

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:


HS (high-speed main) mode: 24 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)

16 MHz (2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)


LS (low-speed main) mode:  $8 \text{ MHz} (1.8 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V})$ 

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### **UART** mode connection diagram (during communication at same potential)



### **UART** mode bit width (during communication at same potential) (reference)



**Remarks 1.** q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

## (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Cond	ditions	HS (high main) l	•	, ,	peed main) ode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note4	tkcy2	$4.0~V \leq V_{DD} \leq 5.5~V$	20 MHz < fмск	8/fмск		-		ns
			fмcк≤20 MHz	6/fмск		6/fмск		ns
		$2.7~V \leq V_{DD} \leq 5.5~V$	16 MHz < fмск	8/fмск		-		ns
			fмcк ≤ 16 MHz	6/fмск		6/fмск		ns
		$2.4~V \leq V_{DD} \leq 5.5~V$		6/fмск		6/fмск		ns
				and 500		and 500		
		1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V		-		6/fмск		ns
						and 750		
SCKp high-/low-level width	tĸн2,	$4.0~V \leq V_{DD} \leq 5.5~V$		tксү2/2-7		tксү2/2-7		ns
	t <sub>KL2</sub>	$2.7~V \leq V_{DD} \leq 5.5~V$		tксү2/2-8		tксу2/2-8		ns
		$2.4~V \leq V_{DD} \leq 5.5~V$		tксу2/2-18		tксу2/2-18		ns
		1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V		-		tkcy2/2-18		ns
SIp setup time	tsık2	$2.7~V \leq V_{DD} \leq 5.5~V$		1/fмск +		1/fмск +		ns
(to SCKp↑) Note 1				20		30		
		$2.4~V \leq V_{DD} \leq 5.5~V$		1/fмск +		1/fмск +		ns
				30		30		
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		_		1/fмск + 30		ns
SIp hold time	tksi2			1/f <sub>MCK</sub> +		1/fмск +		ns
(from SCKp↑) Note 2			1	31		31		
Delay time from SCKp↓ to	tkso2	tkso2	$2.7~V \leq V_{DD} \leq 5.5~V$		2/fмск + 44		2/fмск + 110	ns
SOp output Note 3			$2.4~V \leq V_{DD} \leq 5.5~V$		2/fмск + 75		2/fмск + 110	ns
			1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V		=		2/fмск + 110	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SOp output lines.
  - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

**Caution** Select the normal input buffer for the SIp and SCKp pins and the normal output mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) Note 1	tsıĸı	$ \begin{aligned} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	81		479		ns
			177		479		ns
			479		479		ns
SIp hold time (from SCKp↑) Note 1	tksıı	$ 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, $ $ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega $	19		19		ns
			19		19		ns
			19		19		ns
Delay time from SCKp↓ to	tkso1	$ 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, $ $ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega $		100		100	ns
SOp output Note 1		$ 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega $		195		195	ns
				483		483	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. Use it with  $V_{DD} \ge V_b$ .

(Cautions and Remarks are listed on the next page.)

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Co	onditions	HS (high-spe		LS (low-spe	•	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1	tkcy2	$4.0~V \leq V_{DD} \leq 5.5~V,$	20 MHz < fмcк ≤ 24 MHz	12/fмск		-		ns
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмcк ≤ 20 MHz	10/fмск		=		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/fмск		ns
			fмcк ≤ 4 MHz	6/fмск		10/fмск		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	16/fмск		_		ns
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмcк ≤ 20 MHz	14/fмск		=		ns
			8 MHz < fмск ≤ 16 MHz	12/fмск		_		ns
			4 MHz < fмск ≤ 8 MHz	8/fмск		16/fмск		ns
			fмcк ≤ 4 MHz	6/fмск		10/fмск		ns
		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	36/fмск		_		ns
		$1.6~V \leq V_b \leq 2.0~V$	16 MHz < fмcк ≤ 20 MHz	32/fмск		=		ns
		Note 2	8 MHz < fмск ≤ 16 MHz	26/fмск		_		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		16/fмск		ns
			fмcк ≤ 4 MHz	10/fмск		10/fмск		ns
SCKp high-/low-level	t <sub>KH2</sub> ,	$4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V$		tkcy2/2 - 12		tkcy2/2 - 50		ns
width	t <sub>KL2</sub>	$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	$2.3~V \leq V_b \leq 2.7~V$	tkcy2/2 - 18		tkcy2/2 - 50		ns
		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	$1.6~V \leq V_b \leq 2.0~V^{\text{Note 2}}$	tkcy2/2 - 50		tkcy2/2 - 50		ns
SIp setup time	tsik2	$4.0~V \leq V_{DD} \leq 5.5~V,$	$2.7~V \leq V_{DD} \leq 4.0~V$	1/fmck + 20		1/fмск + 30		ns
(to SCKp↑) Note 3		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	$2.3~V \leq V_b \leq 2.7~V$	1/fmck + 20		1/fмск + 30		ns
		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	$1.6~V \leq V_{DD} \leq 2.0~V^{Note~2}$	1/fmck + 30		1/fмск + 30		ns
SIp hold time (from SCKp <sup>↑</sup> ) Note 4	tksi2			1/fмск + 31		1/fмск + 31		ns
Delay time from	tkso2	$4.0~V \leq V_{DD} \leq 5.5~V,$	$2.7 \text{ V} \le V_b \le 4.0 \text{ V},$		2/fмск +		2/fмск +	ns
SCKp↓ to SOp		C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4	kΩ		120		573	
output Note 5		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	$2.3 \text{ V} \le V_b \le 2.7 \text{ V},$		2/fмск +		2/fмск +	ns
		$C_b = 30 \text{ pF}, R_b = 2.7$	kΩ		214		573	
		$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	$1.6 \text{ V} \le V_b \le 2.0 \text{ V}^{\text{Note 2}},$		2/fмск +		2/fмск +	ns
	1	C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5	kΩ		573		573	

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

- 2. Use it with  $V_{DD} \ge V_b$ .
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **5.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Cautions 1. Select the TTL input buffer for the SIp and SCKp pins and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).

For VIH and VIL, see the DC characteristics with TTL input buffer selected.

2. CSI01 and CSI11 cannot communicate at different potential.

(3) When reference voltage (+) = V<sub>DD</sub> (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V<sub>SS</sub> (ADREFM = 0), target pin: ANI0 to ANI3, ANI16 to ANI22, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}, \text{Reference voltage (+)} = V_{DD}, \text{ Reference voltage (-)} = V_{SS})$ 

Parameter	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
Resolution	Res		8		10	bit	
Overall error <sup>Note 1</sup>	AINL	10-bit resolution			1.2	±7.0	LSB
					1.2	$\pm 10.5$ Note 3	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANIO to ANI3,	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
		ANI16 to ANI22	$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
				57		95	μS
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: internal reference	$2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	3.5625		39	μS
	sensor output voltage (I	voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
Zero-scale error <sup>Notes 1, 2</sup>	EZS	10-bit resolution				±0.60	%FSR
						±0.85	%FSR
Full-scale errorNotes 1, 2	EFS	10-bit resolution				±0.60	%FSR
						±0.85	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution				±4.0	LSB
						±6.5 Note 3	LSB
Differential linearity error Note 1	DLE	10-bit resolution				±2.0	LSB
						±2.5 Note 3	LSB
Analog input voltage	VAIN	ANI0 to ANI3, ANI16 to ANI2	2	0		V <sub>DD</sub>	٧
		Internal reference voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high	V <sub>BGR</sub> Note 4			V	
	Temperature sensor output voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)				V <sub>TMPS25</sub> Note 4		

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).
- 4. Refer to 28.6.2 Temperature sensor/internal reference voltage characteristics.

#### (2) 30-pin products

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD1</sub>	Operating	HS (High-speed	f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	Basic	V <sub>DD</sub> = 5.0 V		1.5		mA
current <sup>Note 1</sup>		mode	main) mode Note 4		operation	V <sub>DD</sub> = 3.0 V		1.5		
					Normal	V <sub>DD</sub> = 5.0 V		3.7	5.8	mA
					operation	V <sub>DD</sub> = 3.0 V		3.7	5.8	
				fin = 16 MHz <sup>Note 3</sup>		V <sub>DD</sub> = 5.0 V		2.7	4.2	mA
			V <sub>DD</sub> = 3.0 V		2.7	4.2				
				f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,		Square wave input		3.0	4.9	mA
				$V_{DD} = 5.0 \text{ V}$		Resonator connection		3.2	5.0	
		$f_{MX} = 20 \text{ MHz}^{Note}$		$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$		Square wave input		3.0	4.9	mA
				$V_{DD} = 3.0 \text{ V}$		Resonator connection		3.2	5.0	
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,		Square wave input		1.9	2.9	mA
	$V_{DD} = 5.0 \text{ V}$ $f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	$V_{DD} = 5.0 \text{ V}$		Resonator connection		1.9	2.9			
			Square wave input		1.9	2.9	mA			
				V <sub>DD</sub> = 3.0 V		Resonator connection	·	1.9	2.9	

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator clock is stopped.
  - 3. When high-speed system clock is stopped
  - **4.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode:  $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 24 \text{ MHz}$  $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 16 \text{ MHz}$ 

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: high-speed on-chip oscillator clock frequency
  - **3.** Temperature condition of the TYP. value is  $T_A = 25^{\circ}C$ .

#### (2) 30-pin products

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

(2/2)

Parameter	Symbol			Conditions M					Unit
Supply current Note 1	IDD2 Note 2	HALT mode	HS (High-speed	fih = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		440	2300	μА
			main) mode Notes		V <sub>DD</sub> = 3.0 V		440	2300	
				fih = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		400	1700	μА
					V <sub>DD</sub> = 3.0 V		400	1700	
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 5.0 \text{ V}$	Square wave input		280	1900	μΑ
					Resonator connection		450	2000	
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 3.0 \text{ V}$	Square wave input		280	1900	μА
					Resonator connection		450	2000	
				$\begin{split} f_{MX} &= 10 \text{ MHz}^{\text{Note 3}}, \\ V_{DD} &= 5.0 \text{ V} \\ \\ f_{MX} &= 10 \text{ MHz}^{\text{Note 3}}, \\ V_{DD} &= 3.0 \text{ V} \end{split}$	Square wave input		190	1020	μΑ
					Resonator connection		260	1100	
					Square wave input		190	1020	μА
					Resonator connection		260	1100	
	IDD3 Note 5	3 Note 5 STOP mode	T <sub>A</sub> = -40°C				0.18	0.50	μΑ
			T <sub>A</sub> = +25°C				0.23	0.50	
			$T_A = +50^{\circ}C$ $T_A = +70^{\circ}C$ $T_A = +85^{\circ}C$				0.30	1.10	
							0.46	1.90	
							0.75	3.30	
				T <sub>A</sub> = +105°C				2.94	15.30

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator clock is stopped.
  - 4. When high-speed system clock is stopped.
  - 5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
  - **6.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS (High speed main) mode:  $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$  @1 MHz to 24 MHz  $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V}$  @1 MHz to 16 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: high-speed on-chip oscillator clock frequency
  - 3. Except STOP mode, temperature condition of the TYP. value is  $T_A = 25$ °C.

## 3.4 AC Characteristics

## $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main system	HS (High-	$2.7~V \leq V_{DD} \leq 5.5~V$	0.04167		1	μS
instruction execution time)		clock (fmain) operation	speed main) mode	$2.4~V \leq V_{\text{DD}} < 2.7~V$	0.0625		1	μS
		During self programming	HS (High-	$2.7~V \leq V_{DD} \leq 5.5~V$	0.04167		1	μS
			speed main) mode	$2.4~V \leq V_{DD} < 2.7~V$	0.0625		1	μS
External main system clock	fex	$2.7~V \leq V_{DD} \leq 5.5~V$			1.0		20.0	MHz
frequency		$2.4~V \leq V_{DD} < 2$	.7 V		1.0		16.0	MHz
External main system clock	texh, texl	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$			24			ns
input high-level width, low- level width		$2.4~V \leq V_{DD} < 2.7~V$			30			ns
TI00 to TI07 input high-level width, low-level width	tπн, tπ∟				1/fмск + 10			ns
TO00 to TO07 output	f <sub>TO</sub>	$4.0~V \leq V_{DD} \leq 5$	.5 V				12	MHz
frequency		$2.7~V \leq V_{DD} < 4.0~V$					8	MHz
		$2.4~V \leq V_{DD} < 2.7~V$					4	MHz
PCLBUZ0, or PCLBUZ1	fPCL	$4.0~V \leq V_{DD} \leq 5$	.5 V				16	MHz
output frequency		$2.7~V \leq V_{DD} < 4.0~V$					8	MHz
		$2.4~V \leq V_{DD} < 2.7~V$					4	MHz
INTP0 to INTP5 input high- level width, low-level width	tinth, tintl				1			μS
KR0 to KR9 input available width	tkr				250			ns
RESET low-level width	trsl				10			μS


Remark fмск: Timer array unit operation clock frequency

> (Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))

Mar 25, 2016

## 3.5 Peripheral Functions Characteristics

## **AC Timing Test Point**



## 3.5.1 Serial array unit

### (1) During communication at same potential (UART mode)

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	HS (high-spee	Unit					
				MIN.	MAX.					
Transfer rate					fмск/12	bps				
Note 1			Theoretical value of the maximum transfer rate $f_{CLK} = f_{MCK}^{Note2}$		2.0	Mbps				

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.


2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)


16 MHz (2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### **UART** mode connection diagram (during communication at same potential)



## **UART** mode bit width (during communication at same potential) (reference)



**Remarks 1.** q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-spee	Unit	
				MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$2.7~V \leq V_{DD} \leq 5.5~V$	334		ns
			$2.4~V \leq V_{DD} \leq 5.5~V$	500		ns
SCKp high-/low-level width	<b>t</b> кн1,			tkcy1/2-24		ns
	t <sub>KL1</sub>			tkcy1/2-36		ns
		$2.4~V \leq V_{DD} \leq 5.5~V$		tkcy1/2-76		ns
SIp setup time (to SCKp↑) Note 1	tsıĸ1	$4.0~V \leq V_{DD} \leq 5.5~V$		66		ns
		2.7 V ≤ V <sub>DD</sub> ≤ 5	.5 V	66		ns
		$2.4~V \leq V_{DD} \leq 5.5~V$		113		ns
SIp hold time (from SCKp↑) Note 2	tksi1			38		ns
Delay time from SCKp↓ to tkso1		C = 30 pF Note4			50	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the SIp pin and the normal output mode for the SOp and SCKp pins by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

Remarks 1. p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3))

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.
- 5. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V  $\leq$  V<sub>DD</sub> < 4.0 V and 2.3 V  $\leq$  V<sub>b</sub>  $\leq$  2.7 V

$$\label{eq:maximum transfer rate} \text{Maximum transfer rate} = \frac{1}{\left\{-C_b \times R_b \times \ln\left(1-\frac{2.0}{V_b}\right)\right\} \times 3} \text{ [bps]}$$

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.
- 7. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V  $\leq$  VDD < 3.3 V, 1.6 V  $\leq$  Vb  $\leq$  2.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **8.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 7** above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



# (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)


(Ta = -40 to +105°C, 2.4 V  $\leq$  VDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Parameter	Symbol		Conditions	HS (high-speed	HS (high-speed main) Mode		
				MIN.	MAX.		
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$4.0 \ V \leq V_{DD} \leq 5.5 \ V,$ $2.7 \ V \leq V_b \leq 4.0 \ V,$	600		ns	
			$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
			$2.7 \ V \le V_{DD} < 4.0 \ V,$ $2.3 \ V \le V_b \le 2.7 \ V,$	1000		ns	
			$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
			$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	2300		ns	
			$1.6 \ V \le V_b \le 2.0 \ V,$				
			$C_b=30~pF,~R_b=5.5~k\Omega$				
SCKp high-level width	t <sub>KH1</sub>	$4.0 \text{ V} \leq \text{V}_{DD} \leq 3$	$5.5~V,2.7~V \leq V_b \leq 4.0~V,$	tксү1/2 -150		ns	
		$C_b=30 \text{ pF},  R_b=1.4 \text{ k}\Omega$					
		2.7 V ≤ V <sub>DD</sub> < 4	$4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$	tксү1/2 -340		ns	
		C <sub>b</sub> = 30 pF, R <sub>b</sub>	$_{0}$ = 2.7 k $\Omega$				
		$2.4~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,$		tkcy1/2 -916		ns	
		C <sub>b</sub> = 30 pF, R <sub>b</sub>	$_{0}$ = 5.5 k $\Omega$				
SCKp low-level width	t <sub>KL1</sub>	$4.0 \; V \leq V_{DD} \leq 5.5 \; V,  2.7 \; V \leq V_b \leq 4.0 \; V, \label{eq:def_V}$		tксү1/2 -24		ns	
		Cb = 30 pF, Rb	$_{0}$ = 1.4 k $\Omega$				
		$2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \;$		tксү1/2 -36		ns	
		C <sub>b</sub> = 30 pF, R <sub>b</sub>	o = 2.7 kΩ				
		2.4 V ≤ V <sub>DD</sub> < 3	$3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$	tkcy1/2 -100		ns	
		C <sub>b</sub> = 30 pF, R <sub>b</sub>	$_{0}$ = 5.5 k $\Omega$				


- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VH and VL, see the DC characteristics with TTL input buffer selected.
  - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R<sub>b</sub> [ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** p: CSI number (p = 00, 20)



## Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



## Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** Rb  $[\Omega]$ : Communication line (SDAr, SCLr) pull-up resistance, Cb [F]: Communication line (SDAr, SCLr) load capacitance, Vb [V]: Communication line voltage
  - **2.** r: IIC Number (r = 00, 20)
  - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number (m = 0,1), n: Channel number (n = 0)

## 3.6 Analog Characteristics

### 3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Input channel	Reference Voltage						
	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = Vss	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM				
ANI0 to ANI3	Refer to 29.6.1 (1).	Refer to 29.6.1 (3).	Refer to 29.6.1 (4).				
ANI16 to ANI22	Refer to 29.6.1 (2).						
Internal reference voltage	Refer to <b>29.6.1 (1)</b> .		-				
Temperature sensor output voltage							

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2, ANI3, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES					10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution AVREFP = VDD Note 3		1.2	±3.5	LSB	
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI2, ANI3	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
		10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
			$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	EZS	10-bit resolution AVREFP = VDD Note 3				±0.25	%FSR
Full-scale error <sup>Notes 1, 2</sup>	EFS	10-bit resolution AVREFP = VDD Note 3				±0.25	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution AVREFP = VDD Note 3				±2.5	LSB
Differential linearity error	DLE	10-bit resolution AVREFP = VDD Note 3				±1.5	LSB
Analog input voltage	alog input voltage V <sub>AIN</sub> ANI2, ANI3			0		AVREFP	V
		Internal reference voltage (HS (high-speed main) mode)		Vegr Note 4			V
		Temperature sensor output voltage (HS (high-speed main) mode)			V <sub>TMPS25</sub> Note 4		

(Notes are listed on the next page.)



#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.