

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	30-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	30-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f102aagsp-v0

O ROM, RAM capacities

Code flash	Data flash	RAM	20 pins	24 pins	30 pins
16 KB	2 KB	2 KB	_		R5F102AA
	_		_		R5F103AA
	2 KB	1.5 KB	R5F1026A Note 1	R5F1027A Note 1	_
	_		R5F1036A Note 1	R5F1037A Note 1	_
12 KB	2KB	1 KB	R5F10269 Note 1	R5F10279 Note 1	R5F102A9
	_		R5F10369 Note 1	R5F10379 Note 1	R5F103A9
8 KB	2 KB	768 B	R5F10268 Note 1	R5F10278 Note 1	R5F102A8
	_		R5F10368 Note 1	R5F10378 Note 1	R5F103A8
4 KB	2KB	512 B	R5F10267	R5F10277	R5F102A7
	_		R5F10367	R5F10377	R5F103A7
2 KB	2 KB	256 B	R5F10266 Note 2	_	_
	_		R5F10366 Note 2	_	_


Notes 1. This is 640 bytes when the self-programming function or data flash function is used. (For details, see CHAPTER 3 CPU ARCHITECTURE.)

2. The self-programming function cannot be used for R5F10266 and R5F10366.

Caution When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.

- 1.4 Pin Configuration (Top View)
- 1.4.1 20-pin products

• 20-pin plastic LSSOP (4.4 × 6.5 mm, 0.65 mm pitch)




Note Provided only in the R5F102 products.

- Remarks 1. For pin identification, see 1.5 Pin Identification.
 - 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).

1.4.2 24-pin products

<R> • 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)



Note Provided only in the R5F102 products.

Remarks 1. For pin identification, see 1.5 Pin Identification.


- 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).
- 3. It is recommended to connect an exposed die pad to Vss.

1.5 Pin Identification

ANI0 to ANI3,		REGC:	Regulator Capacitance
ANI16 to ANI22:	Analog input	RESET:	Reset
AVREFM:	Analog Reference Voltage Minus	RxD0 to RxD2:	Receive Data
AVREFP:	Analog reference voltage plus	SCK00, SCK01, SCK11,	
EXCLK:	External Clock Input	SCK20:	Serial Clock Input/Output
	(Main System Clock)	SCL00, SCL01,	
INTP0 to INTP5	Interrupt Request From Peripheral	SCL11, SCL20, SCLA0:	Serial Clock Input/Output
KR0 to KR9:	Key Return	SDA00, SDA01, SDA11,	
P00 to P03:	Port 0	SDA20, SDAA0:	Serial Data Input/Output
P10 to P17:	Port 1	SI00, SI01, SI11, SI20:	Serial Data Input
P20 to P23:	Port 2	SO00, SO01, SO11,	
P30 to P31:	Port 3	SO20:	Serial Data Output
P40 to P42:	Port 4	TI00 to TI07:	Timer Input
P50, P51:	Port 5	TO00 to TO07:	Timer Output
P60, P61:	Port 6	TOOL0:	Data Input/Output for Tool
P120 to P122, P125:	Port 12	TOOLRxD, TOOLTxD:	Data Input/Output for External
P137:	Port 13		Device
P147:	Port 14	TxD0 to TxD2:	Transmit Data
PCLBUZ0, PCLBUZ1:	Programmable Clock Output/	VDD:	Power supply
	Buzzer Output	Vss:	Ground
		X1, X2:	Crystal Oscillator (Main System Clock)

1.6 Block Diagram

1.6.1 20-pin products



Note Provided only in the R5F102 products.

(1) 20-, 24-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I _{DD2} Note 2	HALT	HS (High-speed	fin = 24 MHz ^{Note 4}	V _{DD} = 5.0 V		440	1210	μА
current Note 1		mode	node main) mode ^{Note 6}		V _{DD} = 3.0 V		440	1210	
				fin = 16 MHz ^{Note 4}	V _{DD} = 5.0 V		400	950	μА
					V _{DD} = 3.0 V		400	950	
			LS (Low-speed	fih = 8 MHz ^{Note 4}	V _{DD} = 3.0 V		270	542	μА
		main) mode ^{Note 6}		V _{DD} = 2.0 V		270	542		
			HS (High-speed	fмх = 20 MHz ^{Note 3} ,	Square wave input		280	1000	μА
		main) mode Note 6	V _{DD} = 5.0 V	Resonator connection		450	1170		
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 3.0 \text{ V}$	Square wave input		280	1000	μA
					Resonator connection		450	1170	
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		190	590	μА
				V _{DD} = 5.0 V	Resonator connection		260	660	
			$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		190	590	μΑ	
				$V_{DD} = 3.0 \text{ V}$	Resonator connection		260	660	
			LS (Low-speed	fmx = 8 MHz ^{Note 3} ,	Square wave input		110	360	μΑ
			main) mode Note 6	V _{DD} = 3.0 V	Resonator connection		150	416	
				$f_{MX} = 8 MHz^{Note 3},$	Square wave input		110	360	μA
				V _{DD} = 2.0 V	Resonator connection		150	416	
	I _{DD3} Note 5	STOP	T _A = -40°C				0.19	0.50	μA
	mode	T _A = +25°C	$T_A = +25^{\circ}C$ $T_A = +50^{\circ}C$			0.24	0.50		
		T _A = +50°C				0.32	0.80		
			T _A = +70°C	T _A = +70°C			0.48	1.20	
			T _A = +85°C				0.74	2.20	

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator clock is stopped.
 - 4. When high-speed system clock is stopped.
 - 5. Not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **6.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.


HS(High speed main) mode: VDD = 2.7 V to 5.5 V @1 MHz to 24 MHz


 $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V } @ 1 \text{ MHz to } 16 \text{ MHz}$

LS(Low speed main) mode: VDD = 1.8 V to 5.5 V @1 MHz to 8 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - 3. Except temperature condition of the TYP. value is $T_A = 25$ °C, other than STOP mode

Minimum Instruction Execution Time during Main System Clock Operation





(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Cond	ditions	HS (high main) l	•	, ,	peed main) ode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note4	tkcy2	$4.0~V \leq V_{DD} \leq 5.5~V$	20 MHz < fмск	8/fмск		-		ns
			fмcк≤20 MHz	6/fмск		6/fмск		ns
		$2.7~V \leq V_{DD} \leq 5.5~V$	16 MHz < fмск	8/fмск		-		ns
			fмcк ≤ 16 MHz	6/fмск		6/fмск		ns
		$2.4~V \leq V_{DD} \leq 5.5~V$		6/fмск		6/fмск		ns
				and 500		and 500		
		1.8 V ≤ V _{DD} ≤ 5.5 V		-		6/fмск		ns
						and 750		
SCKp high-/low-level width	tĸн2,	$4.0~V \leq V_{DD} \leq 5.5~V$		tксү2/2-7		tксу2/2-7		ns
	t _{KL2}	$2.7~V \leq V_{DD} \leq 5.5~V$		tксү2/2-8		tксу2/2-8		ns
		$2.4~V \leq V_{DD} \leq 5.5~V$		tксу2/2-18		tксу2/2-18		ns
		1.8 V ≤ V _{DD} ≤ 5.5 V		-		tkcy2/2-18		ns
SIp setup time	tsık2	$2.7~V \leq V_{DD} \leq 5.5~V$		1/fмск +		1/fмск +		ns
(to SCKp↑) Note 1				20		30		
		$2.4~V \leq V_{DD} \leq 5.5~V$		1/fмск +		1/fмск +		ns
				30		30		
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		_		1/fмск + 30		ns
SIp hold time	tksi2			1/f _{MCK} +		1/fмск +		ns
(from SCKp↑) Note 2			1	31		31		
Delay time from SCKp↓ to	tkso2 C	C = 30 pF Note4	$2.7~V \leq V_{DD} \leq 5.5~V$		2/fмск + 44		2/fмск + 110	ns
SOp output Note 3			$2.4~V \leq V_{DD} \leq 5.5~V$		2/fмск + 75		2/fмск + 110	ns
			1.8 V ≤ V _{DD} ≤ 5.5 V		=		2/fмск + 110	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Caution Select the normal input buffer for the SIp and SCKp pins and the normal output mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode registers 0, 1, 4 (POM0, POM1, POM4).

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	HS (high-spe	,	LS (low-spee Mode	,	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$4.0~V \leq V_{DD} \leq 5.5~V,$	300		1150		ns
			$2.7 \ V \le V_b \le 4.0 \ V,$					
			$C_b = 30$ pF, $R_b = 1.4$ k Ω					
			$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$	500		1150		ns
			$2.3 \; V \leq V_b \leq 2.7 \; V,$					
			$C_b = 30$ pF, $R_b = 2.7$ k Ω					
			$1.8 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$	1150		1150		ns
			$1.6~V \leq V_b \leq 2.0~V^{\text{ Note}},$					
			$C_b = 30$ pF, $R_b = 5.5$ k Ω					
SCKp high-level width	t _{KH1}	$4.0 \text{ V} \leq V_{DD} \leq$	$5.5~V,~2.7~V \leq V_b \leq 4.0~V,$	tkcy1/2 -75		tkcy1/2-75		ns
		$C_b = 30$ pF, $R_b = 1.4$ k Ω						
		$2.7 \text{ V} \leq \text{V}_{DD} <$	$4.0~V,~2.3~V \leq V_b \leq 2.7~V,$	tkcy1/2 -170		tксү1/2-170		ns
		C _b = 30 pF, R	$k_b = 2.7 \text{ k}\Omega$					
		$1.8~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_{b} \leq 2.0~V \stackrel{\text{Note}}{,} \label{eq:equation:equation:equation}$		tkcy1/2 -458		tkcy1/2-458		ns
		C _b = 30 pF, R	$k_b = 5.5 \text{ k}\Omega$					
SCKp low-level width	t _{KL1}	$4.0 \text{ V} \leq V_{DD} \leq$	$5.5~V,~2.7~V \leq V_b \leq 4.0~V,$	tkcy1/2 -12		tkcy1/2-50		ns
		C _b = 30 pF, R	$d_b = 1.4 \text{ k}\Omega$					
		$2.7 \text{ V} \leq \text{V}_{DD} <$	$4.0~V,~2.3~V \leq V_b \leq 2.7~V,$	tkcy1/2 -18		tkcy1/2-50		ns
		$C_b = 30$ pF, $R_b = 2.7$ k Ω						
		1.8 V ≤ V _{DD} <	$3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V^{\ \text{Note}},$	tксү1/2 -50		tксү1/2-50		ns
		C _b = 30 pF, R	$k_{\rm b} = 5.5 \; {\rm k}\Omega$					


Note Use it with $V_{DD} \ge V_b$.

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R_b $[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, C_b [F]: Communication line (SCKp, SOp) load capacitance, V_b [V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20)

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** Rb $[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, Cb [F]: Communication line (SDAr, SCLr) load capacitance, Vb [V]: Communication line voltage
 - **2.** r: IIC Number (r = 00, 20)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
 - m: Unit number (m = 0,1), n: Channel number (n = 0)
 - **4.** Simplified I²C mode is supported only by the R5F102 products.

2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Input channel		Reference Voltage	
	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = Vss	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM
ANI0 to ANI3	Refer to 28.6.1 (1).	Refer to 28.6.1 (3).	Refer to 28.6.1 (4).
ANI16 to ANI22	Refer to 28.6.1 (2).		
Internal reference voltage Temperature sensor	Refer to 28.6.1 (1).		_
output voltage			

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2, ANI3, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.8 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution			1.2	±3.5	LSB
		AVREFP = VDD Note 3			1.2	±7.0 Note 4	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI2, ANI3	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
				57		95	μS
		10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal reference voltage, and	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
		temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution AVREFP = VDD Note 3				±0.25	%FSR
Full-scale error ^{Notes 1, 2}	FF0					±0.50 Note 4	%FSR
Full-scale error	EFS	10-bit resolution AVREFP = VDD Note 3				±0.25 ±0.50 Note 4	%FSR %FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution				±2.5	LSB
		AVREFP = VDD Note 3				±5.0 Note 4	LSB
Differential linearity error	DLE	10-bit resolution				±1.5	LSB
Note 1		AVREFP = VDD Note 3				±2.0 Note 4	LSB
Analog input voltage	Vain	ANI2, ANI3		0		AVREFP	V
		Internal reference voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode)		V _{BGR} Note 5			V
		Temperature sensor outp (2.4 V \leq VDD \leq 5.5 V, HS	out voltage (high-speed main) mode)		V _{TMPS25} Note 5		

(Notes are listed on the next page.)



2.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{PDR} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	V _{LVD0}	Power supply rise time	3.98	4.06	4.14	V
		Power supply fall time	3.90	3.98	4.06	V
	V _{LVD1}	Power supply rise time	3.68	3.75	3.82	V
		Power supply fall time	3.60	3.67	3.74	V
	V _{LVD2}	Power supply rise time	3.07	3.13	3.19	V
		Power supply fall time	3.00	3.06	3.12	V
	V _{LVD3}	Power supply rise time	2.96	3.02	3.08	V
		Power supply fall time	2.90	2.96	3.02	V
	V _{LVD4}	Power supply rise time	2.86	2.92	2.97	V
		Power supply fall time	2.80	2.86	2.91	V
	V _{LVD5}	Power supply rise time	2.76	2.81	2.87	V
		Power supply fall time	2.70	2.75	2.81	V
	V _{LVD6}	Power supply rise time	2.66	2.71	2.76	V
		Power supply fall time	2.60	2.65	2.70	V
	V _{LVD7}	Power supply rise time	2.56	2.61	2.66	V
		Power supply fall time	2.50	2.55	2.60	V
	V _{LVD8}	Power supply rise time	2.45	2.50	2.55	V
		Power supply fall time	2.40	2.45	2.50	V
	V _{LVD9}	Power supply rise time	2.05	2.09	2.13	V
		Power supply fall time	2.00	2.04	2.08	V
	V _{LVD10}	Power supply rise time	1.94	1.98	2.02	V
		Power supply fall time	1.90	1.94	1.98	V
	V _{LVD11}	Power supply rise time	1.84	1.88	1.91	V
		Power supply fall time	1.80	1.84	1.87	V
Minimum pulse width	tьw		300			μS
Detection delay time					300	μS

3.1 Absolute Maximum Ratings

Absolute Maximum Ratings (TA = 25°C)

Parameter	Symbols		Conditions	Ratings	Unit
Supply Voltage	V _{DD}			-0.5 to + 6.5	V
REGC terminal input voltage ^{Note1}	Virego	REGC		-0.3 to +2.8 and -0.3 to V _{DD} + 0.3 Note 2	V
Input Voltage	VII	Other than P60, F	P61	-0.3 to V _{DD} + 0.3 ^{Note 3}	V
	V ₁₂	P60, P61 (N-ch o	pen drain)	-0.3 to 6.5	V
Output Voltage	Vo			-0.3 to V _{DD} + 0.3 ^{Note 3}	V
Analog input voltage	Val	20, 24-pin produc	ts: ANI0 to ANI3, ANI16 to ANI22	-0.3 to V _{DD} + 0.3	V
	30-pin products: ANI0 to ANI3, ANI16 to ANI19				
Output current, high	І он1	Per pin	Other than P20 to P23	-40	mA
		Total of all pins	All the terminals other than P20 to P23	-170	mA
			20-, 24-pin products: P40 to P42	-70	mA
			30-pin products: P00, P01, P40, P120		
			20-, 24-pin products: P00 to P03 ^{Note 5} , P10 to P14 30-pin products: P10 to P17, P30, P31, P50, P51, P147	-100	mA
	І ОН2	Per pin	Per pin P20 to P23 Total of all pins		mA
		Total of all pins			mA
Output current, low	I _{OL1}	Per pin	Other than P20 to P23	40	mA
		Total of all pins	All the terminals other than P20 to P23	170	mA
			20-, 24-pin products: P40 to P42 30-pin products: P00, P01, P40, P120	70	mA
			20-, 24-pin products: P00 to P03 Note 5, P10 to P14, P60, P61 30-pin products: P10 to P17, P30, P31, P50, P51, P60, P61, P147	100	mA
	I _{OL2}	Per pin	P20 to P23	1	mA
		Total of all pins		5	mA
Operating ambient temperature	TA			-40 to +105	°C
Storage temperature	T _{stg}			-65 to +150	°C

- Notes 1. 30-pin product only.
 - 2. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value determines the absolute maximum rating of the REGC pin. Do not use it with voltage applied.
 - 3. Must be 6.5 V or lower.
 - **4.** Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.
 - 5. 24-pin products only.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- **2.** AV_{REF}(+): + side reference voltage of the A/D converter.
- 3. Vss : Reference voltage



 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(3/4)

Parameter	Symbol	Condition	ıs	MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	Normal input buffer		0.8V _{DD}		V _{DD}	٧
		20-, 24-pin products: P00 to P0 P40 to P42					
		30-pin products: P00, P01, P1 P40, P50, P51, P120, P147	0 to P17, P30, P31,				
	V _{IH2}	TTL input buffer	$4.0~V \leq V_{DD} \leq 5.5~V$	2.2		V _{DD}	V
		20-, 24-pin products: P10, P11	$3.3~V \leq V_{DD} < 4.0~V$	2.0		V _{DD}	٧
		30-pin products: P01, P10, P11, P13 to P17	$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.3~\textrm{V}$	1.5		V _{DD}	V
	V _{IH3}	Normal input buffer P20 to P23		0.7V _{DD}		V _{DD}	V
	V _{IH4}	P60, P61	0.7V _{DD}		6.0	٧	
	V _{IH5}	P121, P122, P125 ^{Note 1} , P137, I	0.8V _{DD}		V _{DD}	٧	
Input voltage, low	V _{IL1}	Normal input buffer		0		0.2V _{DD}	٧
		20-, 24-pin products: P00 to P03 ^{Note 2} , P10 to P14, P40 to P42					
		30-pin products: P00, P01, P10 P40, P50, P51, P120, P147					
	V _{IL2}	TTL input buffer	$4.0~V \leq V_{DD} \leq 5.5~V$	0		0.8	٧
		20-, 24-pin products: P10, P11	$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	0		0.5	٧
		30-pin products: P01, P10, P11, P13 to P17	2.4 V ≤ V _{DD} < 3.3 V	0		0.32	V
	VIL3	P20 to P23		0		0.3V _{DD}	٧
	V _{IL4}	P60, P61		0		0.3V _{DD}	٧
	V _{IL5}	P121, P122, P125 ^{Note 1} , P137, I	EXCLK, RESET	0		0.2V _{DD}	٧
Output voltage, high	V _{OH1}	20-, 24-pin products: P00 to P03 ^{Note 2} , P10 to P14,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ Iон1 = -3.0 mA	V _{DD} -0.7			V
		P40 to P42 30-pin products:	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -2.0 \text{ mA}$	V _{DD} -0.6			V
		P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -1.5 \text{ mA}$	V _{DD} -0.5			V
	V _{OH2}	P20 to P23	Iон2 = -100 µА	V _{DD} -0.5			V

Notes 1. 20, 24-pin products only.

2. 24-pin products only.

Caution The maximum value of V_{IH} of pins P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products is V_{DD} even in N-ch open-drain mode. High level is not output in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

3.4 AC Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Items	Symbol		Condition	s	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main system	HS (High-	$2.7~V \leq V_{DD} \leq 5.5~V$	0.04167		1	μS
instruction execution time)		` ,	speed main) mode	$2.4~V \leq V_{\text{DD}} < 2.7~V$	0.0625		1	μS
		During self	HS (High-	$2.7~V \leq V_{DD} \leq 5.5~V$	0.04167		1	μS
		programming	speed main) mode	$2.4~V \leq V_{DD} < 2.7~V$	0.0625		1	μS
External main system clock	fex	$2.7 \text{ V} \leq V_{DD} \leq 5.$	$2.7~V \le V_{DD} \le 5.5~V$				20.0	MHz
frequency		$2.4~V \leq V_{DD} < 2$.7 V		1.0		16.0	MHz
External main system clock	texh, texl	$2.7~V \leq V_{DD} \leq 5$	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$					ns
input high-level width, low- level width	$2.4~V \leq V_{DD} < 2.7~V$				30			ns
TI00 to TI07 input high-level width, low-level width	tπн, tπ∟				1/fмск + 10			ns
TO00 to TO07 output	f _{TO}	$4.0~V \leq V_{DD} \leq 5.5~V$					12	MHz
frequency		$2.7~V \leq V_{DD} < 4.0~V$					8	MHz
		$2.4~V \leq V_{DD} < 2.7~V$					4	MHz
PCLBUZ0, or PCLBUZ1	f PCL	$4.0~V \leq V_{DD} \leq 5$.5 V				16	MHz
output frequency		$2.7~V \leq V_{DD} < 4.0~V$					8	MHz
		$2.4~V \leq V_{DD} < 2$.7 V				4	MHz
INTP0 to INTP5 input high- level width, low-level width	tinth, tintl				1			μs
KR0 to KR9 input available width	tkr				250			ns
RESET low-level width	trsL				10			μS

Remark fмск: Timer array unit operation clock frequency

> (Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))

Mar 25, 2016

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.
- 5. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq V_{DD} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

$$\label{eq:maximum transfer rate} \text{Maximum transfer rate} = \frac{1}{\left\{-C_b \times R_b \times \ln\left(1-\frac{2.0}{V_b}\right)\right\} \times 3} \text{ [bps]}$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.
- 7. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V \leq VDD < 3.3 V, 1.6 V \leq Vb \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **8.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 7** above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time Note 1	t ксу2	$4.0~V \leq V_{DD} \leq 5.5~V,$	20 MHz < fмcк ≤ 24 MHz	24/fмск		ns
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмск ≤ 20 MHz	20/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.7 \text{ V} \le V_{DD} < 4.0 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	32/fмск		ns
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмcк ≤ 20 MHz	28/fмск		ns
			8 MHz < fмск ≤ 16 MHz	24/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.4 \text{ V} \le V_{DD} < 3.3 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	72/fмск		ns
		$1.6~V \leq V_b \leq 2.0~V$	16 MHz < fмск ≤ 20 MHz	64/fмск		ns
			8 MHz < fмск ≤ 16 MHz	52/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	32/fмск		ns
			fмcк ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level width	tкн2, tкL2	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, 2.00 \le 5.5 \text{ V}$	$.7~V \leq V_b \leq 4.0~V$	tkcy2/2 - 24		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.0 \text{ V}$	$.3~V \leq V_b \leq 2.7~V$	tkcy2/2 - 36		ns
		$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V}, 1.3 \text{ M}$	$.6~V \leq V_b \leq 2.0~V$	tkcy2/2 - 100		ns
Slp setup time (to SCKp↑) Note 2	tsık2	$4.0 \text{ V} \le V_{DD} \le 5.5 \text{ V}, 2.00 \le 5.5 \text{ V}$	$7 \text{ V} \leq V_{DD} \leq 4.0 \text{ V}$	1/fmck + 40		ns
		$2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_{b} \leq 2.7 \ V$		1/fmck + 40		ns
		$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{DD} \le 2.0 \text{ V}$		1/fmck + 60		ns
SIp hold time (from SCKp↑) Note 3	tksi2			1/fmck + 62		ns
Delay time from SCKp↓ to SOp output Note 4	tkso2	$4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$			2/fмск +	ns
		$C_b = 30$ pF, $R_b = 1.4$ k Ω			240	
		$2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_{b} \leq 2.7 \; V, \label{eq:equation:equation:equation}$			2/fмск +	ns
		$C_b = 30$ pF, $R_b = 2.7$ k Ω			428	
		$2.4~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_{b} \leq 2.0~V,$			2/fмск +	ns
		$C_b = 30 \text{ pF, } R_b = 5.5 \text{ k}\Omega$			1146	

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow^{n}$ when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp1" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- Cautions 1. Select the TTL input buffer for the SIp and SCKp pins and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed main) Mode	
			MIN.	MAX.	
SCLr clock frequency	fscL	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$		100 ^{Note1}	kHz
				100 ^{Note1}	kHz
		$2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$		100 ^{Note1}	kHz
Hold time when SCLr = "L"	tLOW	$\begin{aligned} &C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \\ &4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ &C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega \end{aligned}$	4600		ns
		$ 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega $	4600		ns
		$ \label{eq:continuous} $	4650		ns
Hold time when SCLr = "H"	tніgн	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$	2700		ns
		$ 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega $	2400		ns
			1830		ns
Data setup time (reception)	tsu:dat	$ 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega $	1/fмск + 760 Note3		ns
			1/f _{MCK} + 760 Note3		ns
		$2.4~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,$ $C_b = 100~pF,~R_b = 5.5~k\Omega$	1/f _{MCK} + 570 Note3		ns
Data hold time (transmission)	thd:dat	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$	0	1420	ns
			0	1420	ns
		$\label{eq:continuous} $2.4 \ V \le V_{DD} < 3.3 \ V, \ 1.6 \ V \le V_{b} \le 2.0 \ V,$$$$$$$$C_{b} = 100 \ pF, \ R_{b} = 5.5 \ k\Omega$$$	0	1215	ns

Notes 1. The value must also be equal to or less than fmck/4.

2. Set tsu:DAT so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".

Cautions 1. Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

2. IIC01 and IIC11 cannot communicate at different potential.

(Remarks are listed on the next page.)



		Description	
Rev.	Date	Page	Summary
2.00	Sep 06, 2013	55	Modification of description and Notes 3 and 4 in 2.6.1 (3)
		56	Modification of description and Notes 3 and 4 in 2.6.1 (4)
		57	Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics
		57	Modification of table and Note in 2.6.3 POR circuit characteristics
		58	Modification of table in 2.6.4 LVD circuit characteristics
		59	Modification of table of LVD detection voltage of interrupt & reset mode
		59	Modification of number and title to 2.6.5 Power supply voltage rising slope characteristics
		61	Modification of table, figure, and Remark in 2.10 Timing of Entry to Flash Memory
			Programming Modes
		62 to 103	Addition of products of industrial applications (G: Ta = -40 to +105°C)
		104 to 106	Addition of products of industrial applications (G: $TA = -40 \text{ to } +105^{\circ}\text{C}$)
2.10	Mar 25, 2016	6	Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/G12
		7	Modification of Table 1-1 List of Ordering Part Numbers
		8	Addition of product name (RL78/G12) and description (Top View) in 1.4.1 20-pin products
		9	Addition of product name (RL78/G12) and description (Top View) in 1.4.2 24-pin products
		10	Addition of product name (RL78/G12) and description (Top View) in 1.4.3 30-pin products
		15	Modification of description in 1.7 Outline of Functions
		16	Modification of description, and addition of target products
		52	Modification of note 2 in 2.5.2 Serial interface IICA
		60	Modification of title and note, and addition of caution in 2.7 RAM Data Retention Characteristics
		60	Modification of conditions in 2.8 Flash Memory Programming Characteristics
		62	Modification of description, and addition of target products and remark
		94	Modification of note 2 in 3.5.2 Serial interface IICA
		102	Modification of title and note in 3.7 RAM Data Retention Characteristics
		102	Modification of conditions in 3.8 Flash Memory Programming Characteristics
		104 to 106	Addition of package name

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- nt may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

California Eastern Laboratories, Inc.

4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited ntury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

t 1601-1611, 16/F., Tower 2, Grand Cen : +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141