



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 24MHz |
| Connectivity | CSI, I ² C, UART/USART |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 14 |
| Program Memory Size | 2KB (2K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 256 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 11x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-LSSOP (0.173", 4.40mm Width) |
| Supplier Device Package | 20-LSSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10366asp-v0 |


<R> • 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)



2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)**.
3. It is recommended to connect an exposed die pad to Vss.

1.4.3 30-pin products

- 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)



Note Provided only in the R5F102 products.

Caution Connect the REGC pin to V_{SS} via capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.5 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)**.

1.5 Pin Identification

| | | | |
|----------------------------------|---|---------------------------------------|---|
| ANI0 to ANI3, ANI16 to ANI22: | Analog input | REGC: | Regulator Capacitance |
| AVREFM: | Analog Reference Voltage Minus | RESET: | Reset |
| AVREFP: | Analog reference voltage plus | RxD0 to RxD2: | Receive Data |
| EXCLK: | External Clock Input (Main System Clock) | SCK00, SCK01, SCK11, SCK20: | Serial Clock Input/Output |
| INTP0 to INTP5 | Interrupt Request From Peripheral | SCL00, SCL01, SCL11, SCL20, SCLA0: | Serial Clock Input/Output |
| KR0 to KR9: | Key Return | SDA00, SDA01, SDA11, SDA20, SDAA0: | Serial Data Input/Output |
| P00 to P03: | Port 0 | SI00, SI01, SI11, SI20: | Serial Data Input |
| P10 to P17: | Port 1 | SO00, SO01, SO11, SO20: | Serial Data Output |
| P20 to P23: | Port 2 | TI00 to TI07: | Timer Input |
| P30 to P31: | Port 3 | TO00 to TO07: | Timer Output |
| P40 to P42: | Port 4 | TOOL0: | Data Input/Output for Tool |
| P50, P51: | Port 5 | TOOLRxD, TOOLTxD: | Data Input/Output for External Device |
| P60, P61: | Port 6 | TxD0 to TxD2: | Transmit Data |
| P120 to P122, P125: | Port 12 | VDD: | Power supply |
| P137: | Port 13 | VSS: | Ground |
| P147: | Port 14 | X1, X2: | Crystal Oscillator (Main System Clock) |
| PCLBUZ0, PCLBUZ1: | Programmable Clock Output/ Buzzer Output | | |

The block diagram of the RL78 microcontroller is organized into three main functional areas:

- Peripherals (Left):**
 - TAU0 (4ch):** Contains channels ch00, ch01, ch02, and ch03, interfaced with TIO0/TO00, TIO1/TO01, TIO2/TO02, and TIO3/TO03.
 - SAU0 (2ch):** Contains UART0, CSI00, CSI01, IIC00, and IIC01, interfaced with various serial and parallel ports (e.g., RxD0, TxD0, SCK00, SI00, SO00).
 - Other Peripherals:** On-chip debug (TOOL0), BCD adjustment, Multiplier & divider/multiply-accumulator, and IICA0 (interfaced with IICA0, SCLA0, and SDAA0).
- Core (Middle):**
 - RL78 CPU core:** The central processing unit, connected to Code flash (16 KB) and Data flash (2 KB).
 - Interrupt control:** Manages system interrupts.
 - DMA (2ch):** Direct Memory Access controller.
 - RAM (1.5 KB):** Random Access Memory.
- I/O and Control (Right):**
 - Ports:** Port 0 through Port 13, each with specific pin configurations (e.g., Port 0: P00 to P03; Port 1: P10 to P14).
 - Buzzer/clock output control:** Connected to PCLBUZ0.
 - Key return (10ch):** Connected to KR0 to KR9.
 - Interrupt control (4ch):** Connected to INTP0 to INTP3.
 - CRC:** Cyclic Redundancy Check module.
 - Window watchdog timer:** Connected to the Low Speed On-chip oscillator (15 KHz).
 - 12-bit Interval timer:** Connected to the Low Speed On-chip oscillator.
 - 10-bit A/D converter (11ch):** Connected to ANI2, ANI3, ANI16 to ANI22, and ANI0/AVREFP, ANI1/AVREFM.

The diagram also shows power supply connections (VDD, VSS) and a High-Speed On-chip oscillator (1 to 24 MHz) connected to the CPU core and the 10-bit A/D converter.

Note Provided only in the R5F102 products.

($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)**(2/4)**

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------------------------------|------------------|--|--|------|---------------------------|------|
| Output current, low ^{Note 1} | I _{OL1} | 20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42 30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147 | | | 20.0 ^{Note 2} | mA |
| | | Per pin for P60, P61 | | | 15.0 ^{Note 2} | mA |
| | | 20-, 24-pin products: Total of P40 to P42 30-pin products: Total of P00, P01, P40, P120 (When duty $\leq 70\%$ ^{Note 3}) | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | | 60.0 | mA |
| | | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ | | 9.0 | mA |
| | | | $1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$ | | 1.8 | mA |
| | | 20-, 24-pin products: Total of P00 to P03 ^{Note 4} , P10 to P14, P60, P61 30-pin products: Total of P10 to P17, P30, P31, P50, P51, P60, P61, P147 (When duty $\leq 70\%$ ^{Note 3}) | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | | 80.0 | mA |
| | | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ | | 27.0 | mA |
| | | | $1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$ | | 5.4 | mA |
| | | Total of all pins (When duty $\leq 70\%$ ^{Note 3}) | | | 140 | mA |
| | I _{OL2} | Per pin for P20 to P23 | | | 0.4 | mA |
| | | Total of all pins | | | 1.6 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the V_{SS} pin.

2. However, do not exceed the total current value.

3. The output current value under conditions where the duty factor $\leq 70\%$.

If duty factor $> 70\%$: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).

- Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where $n = 80\%$ and $I_{OL} = 10.0\text{ mA}$

$$\text{Total output current of pins} = (10.0 \times 0.7)/(80 \times 0.01) \cong 8.7\text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

4. 24-pin products only.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)**(3/4)**

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------|-----------|--|---|--------------|-------------|------|
| Input voltage, high | V_{IH1} | Normal input buffer 20-, 24-pin products: P00 to P03 ^{Note 2} , P10 to P14, P40 to P42 30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147 | $0.8V_{DD}$ | | V_{DD} | V |
| | V_{IH2} | TTL input buffer 20-, 24-pin products: P10, P11 30-pin products: P01, P10, P11, P13 to P17 | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.2 | V_{DD} | V |
| | | | $3.3\text{ V} \leq V_{DD} < 4.0\text{ V}$ | 2.0 | V_{DD} | V |
| | | | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ | 1.5 | V_{DD} | V |
| | V_{IH3} | P20 to P23 | $0.7V_{DD}$ | | V_{DD} | V |
| | V_{IH4} | P60, P61 | $0.7V_{DD}$ | | 6.0 | V |
| Input voltage, low | V_{IH5} | P121, P122, P125 ^{Note 1} , P137, EXCLK, RESET | $0.8V_{DD}$ | | V_{DD} | V |
| | V_{IL1} | Normal input buffer 20-, 24-pin products: P00 to P03 ^{Note 2} , P10 to P14, P40 to P42 30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147 | 0 | | $0.2V_{DD}$ | V |
| | | | | | | |
| | | | | | | |
| | V_{IL2} | TTL input buffer 20-, 24-pin products: P10, P11 30-pin products: P01, P10, P11, P13 to P17 | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 0 | 0.8 | V |
| | | | $3.3\text{ V} \leq V_{DD} < 4.0\text{ V}$ | 0 | 0.5 | V |
| | | | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ | 0 | 0.32 | V |
| Output voltage, high | V_{IL3} | P20 to P23 | 0 | | $0.3V_{DD}$ | V |
| | V_{IL4} | P60, P61 | 0 | | $0.3V_{DD}$ | V |
| | V_{IL5} | P121, P122, P125 ^{Note 1} , P137, EXCLK, RESET | 0 | | $0.2V_{DD}$ | V |
| | V_{OH1} | 20-, 24-pin products: P00 to P03 ^{Note 2} , P10 to P14, P40 to P42 30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147 | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $I_{OH1} = -10.0\text{ mA}$ | $V_{DD}-1.5$ | | V |
| | | | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $I_{OH1} = -3.0\text{ mA}$ | $V_{DD}-0.7$ | | V |
| | | | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $I_{OH1} = -2.0\text{ mA}$ | $V_{DD}-0.6$ | | V |
| | | | $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $I_{OH1} = -1.5\text{ mA}$ | $V_{DD}-0.5$ | | V |
| Output voltage, low | V_{OH2} | P20 to P23 | $I_{OH2} = -100\text{ }\mu\text{A}$ | $V_{DD}-0.5$ | | V |

Notes 1. 20, 24-pin products only.


2. 24-pin products only.

Caution The maximum value of V_{IH} of pins P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products is V_{DD} even in N-ch open-drain mode. High level is not output in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.5 Peripheral Functions Characteristics

AC Timing Test Point



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | LS (low-speed main) Mode | | Unit |
|---------------|--------|--|---------------------------|-------------|--------------------------|-------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | |
| Transfer rate | | | | $f_{MCK}/6$ | | $f_{MCK}/6$ | bps |
| Note 1 | | Theoretical value of the maximum transfer rate $f_{CLK} = f_{MCK}$ ^{Note2} | | 4.0 | | 1.3 | Mbps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are:


HS (high-speed main) mode: 24 MHz ($2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$)

16 MHz ($2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$)


LS (low-speed main) mode: 8 MHz ($1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

2. f_{MCK} : Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)**(T_A = -40 to +85°C, 1.8 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)**

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | LS (low-speed main) Mode | | Unit |
|---------------------------------------|--------|--------------|---|------|--------------------------|---|------|
| | | | MIN. | MAX. | MIN. | MAX. | |
| Transfer rate <small>Note4</small> | | Reception | 4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V | | | f _{MCK} /6 <small>Note1</small> | bps |
| | | | Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} <small>Note3</small> | | | 4.0 | Mbps |
| | | | 2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V | | | f _{MCK} /6 <small>Note1</small> | bps |
| | | | Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} <small>Note3</small> | | | 4.0 | Mbps |
| | | | 1.8 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V | | | f _{MCK} /6 <small>Notes1, 2</small> | bps |
| | | | Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} <small>Note3</small> | | | 4.0 | Mbps |
| | | Transmission | 4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V | | | Note4 | bps |
| | | | Theoretical value of the maximum transfer rate C _b = 50 pF, R _b = 1.4 kΩ, V _b = 2.7 V | | | 2.8 <small>Note5</small> | Mbps |
| | | | 2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V | | | Note6 | bps |
| | | | Theoretical value of the maximum transfer rate C _b = 50 pF, R _b = 2.7 kΩ, V _b = 2.3 V | | | 1.2 <small>Note7</small> | Mbps |
| | | | 1.8 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V | | | Notes 2, 8 | bps |
| | | | Theoretical value of the maximum transfer rate C _b = 50 pF, R _b = 5.5 kΩ, V _b = 1.6 V | | | 0.43 <small>Note9</small> | Mbps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.2. Use it with V_{DD} ≥ V_b.3. The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are:HS (high-speed main) mode: 24 MHz (2.7 V ≤ V_{DD} ≤ 5.5 V)16 MHz (2.4 V ≤ V_{DD} ≤ 5.5 V)LS (low-speed main) mode: 8 MHz (1.8 V ≤ V_{DD} ≤ 5.5 V)4. The smaller maximum transfer rate derived by using f_{MCK}/6 or the following expression is the valid maximum transfer rate.Expression for calculating the transfer rate when 4.0 V ≤ V_{DD} ≤ 5.5 V and 2.7 V ≤ V_b ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \quad [\text{bps}]$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.


(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCK00... internal clock output, corresponding CSI00 only)

 $(T_A = -40$ to $+85^\circ\text{C}$, $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)


| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | | LS (low-speed main) Mode | | Unit |
|--|------------|---|--|---------------------------|------|--------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | |
| SCK00 cycle time | t_{KCY1} | $t_{KCY1} \geq 2/f_{CLK}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 1.4\text{ k}\Omega$ | 200 | | 1150 | | ns |
| | | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | 300 | | 1150 | | ns |
| SCK00 high-level width | t_{KH1} | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 1.4\text{ k}\Omega$ | | $t_{KCY1}/2 - 50$ | | $t_{KCY1}/2 - 50$ | | ns |
| | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | | $t_{KCY1}/2 - 120$ | | $t_{KCY1}/2 - 120$ | | ns |
| SCK00 low-level width | t_{KL1} | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 1.4\text{ k}\Omega$ | | $t_{KCY1}/2 - 7$ | | $t_{KCY1}/2 - 50$ | | ns |
| | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | | $t_{KCY1}/2 - 10$ | | $t_{KCY1}/2 - 50$ | | ns |
| SI00 setup time (to SCK00 \uparrow) ^{Note 1} | t_{SIK1} | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 1.4\text{ k}\Omega$ | | 58 | | 479 | | ns |
| | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | | 121 | | 479 | | ns |
| SI00 hold time (from SCK00 \uparrow) ^{Note 1} | t_{KSI1} | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 1.4\text{ k}\Omega$ | | 10 | | 10 | | ns |
| | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | | 10 | | 10 | | ns |
| Delay time from SCK00 \downarrow to SO00 output ^{Note 1} | t_{KSO1} | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 1.4\text{ k}\Omega$ | | | 60 | | 60 | ns |
| | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | | | 130 | | 130 | ns |
| SI00 setup time (to SCK00 \downarrow) ^{Note 2} | t_{SIK1} | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 1.4\text{ k}\Omega$ | | 23 | | 110 | | ns |
| | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | | 33 | | 110 | | ns |
| SI00 hold time (from SCK00 \downarrow) ^{Note 2} | t_{KSI1} | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 1.4\text{ k}\Omega$ | | 10 | | 10 | | ns |
| | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | | 10 | | 10 | | ns |
| Delay time from SCK00 \uparrow to SO00 output ^{Note 2} | t_{KSO1} | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 1.4\text{ k}\Omega$ | | | 10 | | 10 | ns |
| | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 20\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | | | 10 | | 10 | ns |


(Notes, Caution, and Remarks are listed on the next page.)

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)




CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)





CSI mode connection diagram (during communication at different potential)

- Remarks**
1. R_b [Ω]: Communication line (SOp) pull-up resistance, C_b [F]: Communication line (SOp) load capacitance, V_b [V]: Communication line voltage
 2. p: CSI number ($p = 00, 20$), m: Unit number ($m = 0, 1$), n: Channel number ($n = 0$)
 3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number ($mn = 00, 10$))

CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified I²C mode connection diagram (during communication at different potential)**Simplified I²C mode serial transfer timing (during communication at different potential)**

- Remarks**
1. R_b [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b [F]: Communication line (SDAr, SCLr) load capacitance, V_b [V]: Communication line voltage
 2. r : IIC Number ($r = 00, 20$)
 3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m (SPS m) and the CKS mn bit of serial mode register mn (SMR mn).
 m : Unit number ($m = 0, 1$), n : Channel number ($n = 0$))
 4. Simplified I²C mode is supported only by the R5F102 products.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV_{REFM} (ADREFM = 1), target pin: ANI0, ANI2, ANI3, and ANI16 to ANI22

(T_A = -40 to +85°C, 2.4 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V, Reference voltage (+) = V_{BGR}^{Note 3}, Reference voltage (-) = AV_{REFM}
^{Note 4} = 0 V, HS (high-speed main) mode)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|-------------------|------------------|------|------|------------------------------------|------|
| Resolution | RES | | 8 | | | bit |
| Conversion time | t _{CONV} | 8-bit resolution | 17 | | 39 | μs |
| Zero-scale error ^{Notes 1, 2} | EZS | 8-bit resolution | | | ±0.60 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 8-bit resolution | | | ±2.0 | LSB |
| Differential linearity error ^{Note 1} | DLE | 8-bit resolution | | | ±1.0 | LSB |
| Analog input voltage | V _{AIN} | | 0 | | V _{BGR} ^{Note 3} | V |

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to **28.6.2 Temperature sensor/internal reference voltage characteristics**.

4. When reference voltage (-) = V_{SS}, the MAX. values are as follows.

Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AV_{REFM}.

Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AV_{REFM}.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AV_{REFM}.

2.9 Dedicated Flash Memory Programmer Communication (UART)


($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------|--------|---------------------------|---------|------|-----------|------|
| Transfer rate | | During serial programming | 115,200 | | 1,000,000 | bps |

2.10 Timing of Entry to Flash Memory Programming Modes

($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|--------------------|--|------|------|------|---------------|
| Time to complete the communication for the initial setting after the external reset is released | t_{SUNIT} | POR and LVD reset are released before external reset release | | | 100 | ms |
| Time to release the external reset after the TOOL0 pin is set to the low level | t_{SU} | POR and LVD reset are released before external reset release | 10 | | | μs |
| Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory) | t_{HD} | POR and LVD reset are released before external reset release | 1 | | | ms |



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark t_{SUNIT} : Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

t_{SU} : Time to release the external reset after the TOOL0 pin is set to the low level

t_{HD} : Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

3.2 Oscillator Characteristics

3.2.1 X1 oscillator characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)

| Parameter | Resonator | Conditions | MIN. | TYP. | MAX. | Unit |
|--|--|--|------|------|------|------|
| X1 clock oscillation frequency (f_x) ^{Note} | Ceramic resonator / crystal oscillator | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 1.0 | | 20.0 | MHz |
| | | $2.4\text{ V} \leq V_{DD} < 2.7\text{ V}$ | 1.0 | | 8.0 | |

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator, refer to **5.4 System Clock Oscillator**.

3.2.2 On-chip oscillator characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)

| Oscillators | Parameters | Conditions | | MIN. | TYP. | MAX. | Unit |
|---|------------|-----------------|-------------------------------------|------|------|------|------|
| High-speed on-chip oscillator clock frequency ^{Notes 1, 2} | f_{IH} | | | 1 | | 24 | MHz |
| High-speed on-chip oscillator clock frequency accuracy | | R5F102 products | $T_A = -20$ to $+85^\circ\text{C}$ | -1.0 | | +1.0 | % |
| | | | $T_A = -40$ to -20°C | -1.5 | | +1.5 | % |
| | | | $T_A = +85$ to $+105^\circ\text{C}$ | -2.0 | | +2.0 | % |
| Low-speed on-chip oscillator clock frequency | f_{IL} | | | | 15 | | kHz |
| Low-speed on-chip oscillator clock frequency accuracy | | | | -15 | | +15 | % |

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

3.3 DC Characteristics

3.3.1 Pin characteristics

(T_A = -40 to +105°C, 2.4 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

(1/4)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|------------------|---|---------------------------------|------|------------------------|------|
| Output current, high ^{Note 1} | I _{OH1} | 20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42 30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147 | | | -3.0 ^{Note 2} | mA |
| | | 20-, 24-pin products: Total of P40 to P42 | 4.0 V ≤ V _{DD} ≤ 5.5 V | | -9.0 | mA |
| | | 30-pin products: Total of P00, P01, P40, P120 (When duty ≤ 70% ^{Note 3}) | 2.7 V ≤ V _{DD} < 4.0 V | | -6.0 | mA |
| | | | 2.4 V ≤ V _{DD} < 2.7 V | | -4.5 | mA |
| | | 20-, 24-pin products: Total of P00 to P03 ^{Note 4} , P10 to P14 | 4.0 V ≤ V _{DD} ≤ 5.5 V | | -27.0 | mA |
| | | | 2.7 V ≤ V _{DD} < 4.0 V | | -18.0 | mA |
| | | 30-pin products: Total of P10 to P17, P30, P31, P50, P51, P147 (When duty ≤ 70% ^{Note 3}) | 2.4 V ≤ V _{DD} < 2.7 V | | -10.0 | mA |
| | | Total of all pins (When duty ≤ 70% ^{Note 3}) | | | -36.0 | mA |
| | I _{OH2} | Per pin for P20 to P23 | | | -0.1 | mA |
| | | Total of all pins | | | -0.4 | mA |

Notes 1. value of current at which the device operation is guaranteed even if the current flows from the V_{DD} pin to an output pin.

2. However, do not exceed the total current value.

3. The output current value under conditions where the duty factor ≤ 70%.

If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).

- Total output current of pins = (I_{OH} × 0.7)/(n × 0.01)

<Example> Where n = 80% and I_{OH} = -10.0 mA

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

4. 24-pin products only.

Caution P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)**(4/4)**

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|-----------------------------|-------------------|--|---|------|------|------|---------------|
| Output voltage, low | V _{OL1} | 20-, 24-pin products: P00 to P03 ^{Note} , P10 to P14, P40 to P42 30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147 | 4.0 V $\leq V_{DD} \leq 5.5\text{ V}$, I _{OL1} = 8.5 mA | | | 0.7 | V |
| | | | 2.7 V $\leq V_{DD} \leq 5.5\text{ V}$, I _{OL1} = 3.0 mA | | | 0.6 | V |
| | | | 2.7 V $\leq V_{DD} \leq 5.5\text{ V}$, I _{OL1} = 1.5 mA | | | 0.4 | V |
| | | | 2.4 V $\leq V_{DD} \leq 5.5\text{ V}$, I _{OL1} = 0.6 mA | | | 0.4 | V |
| | V _{OL2} | P20 to P23 | I _{OL2} = 400 μA | | | 0.4 | V |
| | V _{OL3} | P60, P61 | 4.0 V $\leq V_{DD} \leq 5.5\text{ V}$, I _{OL1} = 15.0 mA | | | 2.0 | V |
| | | | 4.0 V $\leq V_{DD} \leq 5.5\text{ V}$, I _{OL1} = 5.0 mA | | | 0.4 | V |
| | | | 2.7 V $\leq V_{DD} \leq 5.5\text{ V}$, I _{OL1} = 3.0 mA | | | 0.4 | V |
| | | | 2.4 V $\leq V_{DD} \leq 5.5\text{ V}$, I _{OL1} = 2.0 mA | | | 0.4 | V |
| Input leakage current, high | I _{LIH1} | Other than P121, P122 | V _I = V _{DD} | | | 1 | μA |
| | I _{LIH2} | P121, P122 (X1, X2/EXCLK) | V _I = V _{DD} Input port or external clock input | | | 1 | μA |
| | | | When resonator connected | | | 10 | μA |
| Input leakage current, low | I _{LIL1} | Other than P121, P122 | V _I = V _{SS} | | | -1 | μA |
| | I _{LIL2} | P121, P122 (X1, X2/EXCLK) | V _I = V _{SS} Input port or external clock input | | | -1 | μA |
| | | | When resonator connected | | | -10 | μA |
| On-chip pull-up resistance | R _U | 20-, 24-pin products: P00 to P03 ^{Note} , P10 to P14, P40 to P42, P125, RESET 30-pin products: P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147 | V _I = V _{SS} , input port | 10 | 20 | 100 | k Ω |

Note 24-pin products only.**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)**($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)**

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | Unit |
|--|------------|---|---------------------------|------|------|
| | | | MIN. | MAX. | |
| Slp setup time (to SCKp \uparrow) <small>Note</small> | t_{SIK1} | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$ | 162 | | ns |
| | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | 354 | | ns |
| | | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$, $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 5.5\text{ k}\Omega$ | 958 | | ns |
| Slp hold time (from SCKp \uparrow) <small>Note</small> | t_{KSI1} | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$ | 38 | | ns |
| | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | 38 | | ns |
| | | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$, $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 5.5\text{ k}\Omega$ | 38 | | ns |
| Delay time from SCKp \downarrow to SOp output <small>Note</small> | t_{KSO1} | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$ | | 200 | ns |
| | | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | | 390 | ns |
| | | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$, $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 5.5\text{ k}\Omega$ | | 966 | ns |

Note When $DAPmn = 0$ and $CKPmn = 0$, or $DAPmn = 1$ and $CKPmn = 1$.

(Cautions and Remarks are listed on the next page.)

3.6.2 Temperature sensor/internal reference voltage characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$, HS (high-speed main) mode)


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|-------------|---|------|------|------|----------------------|
| Temperature sensor output voltage | V_{TMS25} | Setting ADS register = 80H, $T_A = +25^\circ\text{C}$ | | 1.05 | | V |
| Internal reference voltage | V_{BGR} | Setting ADS register = 81H | 1.38 | 1.45 | 1.50 | V |
| Temperature coefficient | F_{VTMS} | Temperature sensor output voltage that depends on the temperature | | -3.6 | | mV/ $^\circ\text{C}$ |
| Operation stabilization wait time | t_{AMP} | | 5 | | | μs |

3.6.3 POR circuit characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $V_{SS} = 0\text{ V}$)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|-----------|------------------------|------|------|------|---------------|
| Detection voltage | V_{POR} | Power supply rise time | 1.45 | 1.51 | 1.57 | V |
| | V_{PDR} | Power supply fall time | 1.44 | 1.50 | 1.56 | V |
| Minimum pulse width ^{Note} | T_{PW} | | 300 | | | μs |

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR} . This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).




4. PACKAGE DRAWINGS

4.1 20-pin products

R5F1026AASP, R5F10269ASP, R5F10268ASP, R5F10267ASP, R5F10266ASP
 R5F1036AASP, R5F10369ASP, R5F10368ASP, R5F10367ASP, R5F10366ASP
 R5F1026ADSP, R5F10269DSP, R5F10268DSP, R5F10267DSP, R5F10266DSP
 R5F1036ADSP, R5F10369DSP, R5F10368DSP, R5F10367DSP, R5F10366DSP
 R5F1026AGSP, R5F10269GSP, R5F10268GSP, R5F10267GSP, R5F10266GSP

<R>

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|------------------------|--------------|----------------|-----------------|
| P-LSSOP20-4.4x6.5-0.65 | PLSP0020JB-A | P20MA-65-NAA-1 | 0.1 |



NOTE

1. Dimensions "※1" and "※2" do not include mold flash.
2. Dimension "※3" does not include trim offset.

(UNIT:mm)

| ITEM | DIMENSIONS |
|------|--|
| D | 6.50±0.10 |
| E | 4.40±0.10 |
| HE | 6.40±0.20 |
| A | 1.45 MAX. |
| A1 | 0.10±0.10 |
| A2 | 1.15 |
| e | 0.65±0.12 |
| bp | 0.22 ^{+0.10} _{-0.05} |
| c | 0.15 ^{+0.05} _{-0.02} |
| L | 0.50±0.20 |
| y | 0.10 |
| θ | 0° to 10° |

© 2012 Renesas Electronics Corporation. All rights reserved.