



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"



#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 24MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, UART/USART   |
| Peripherals                | LVD, POR, PWM, WDT  |
| Number of I/O              | 14  |
| Program Memory Size        | 4KB (4K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 512 x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 11x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 20-LSSOP (0.173", 4.40mm Width)   |
| Supplier Device Package    | 20-LSSOP  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10367asp-v5">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10367asp-v5</a> |

**( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )****(4/4)**

| Parameter                   | Symbol     | Conditions   |  | MIN. | TYP. | MAX. | Unit             |
|-----------------------------|------------|--|--|------|------|------|------------------|
| Output voltage, low         | $V_{OL1}$  | 20-, 24-pin products:<br>P00 to P03 <sup>Note</sup> , P10 to P14,<br>P40 to P42<br><br>30-pin products: P00, P01,<br>P10 to P17, P30, P31, P40,<br>P50, P51, P120, P147              | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$I_{OL1} = 20.0\text{ mA}$ |      |      | 1.3  | V                |
|                             |            |  | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$I_{OL1} = 8.5\text{ mA}$  |      |      | 0.7  | V                |
|                             |            |  | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$I_{OL1} = 3.0\text{ mA}$  |      |      | 0.6  | V                |
|                             |            |  | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$I_{OL1} = 1.5\text{ mA}$  |      |      | 0.4  | V                |
|                             |            |  | $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$I_{OL1} = 0.6\text{ mA}$  |      |      | 0.4  | V                |
|                             | $V_{OL2}$  | P20 to P23   | $I_{OL2} = 400\text{ }\mu\text{A}$   |      |      | 0.4  | V                |
|                             | $V_{OL3}$  | P60, P61   | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$I_{OL1} = 15.0\text{ mA}$ |      |      | 2.0  | V                |
|                             |            |  | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$I_{OL1} = 5.0\text{ mA}$  |      |      | 0.4  | V                |
|                             |            |  | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$I_{OL1} = 3.0\text{ mA}$  |      |      | 0.4  | V                |
|                             |            |  | $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$I_{OL1} = 2.0\text{ mA}$  |      |      | 0.4  | V                |
| Input leakage current, high | $I_{LIH1}$ | Other than P121, P122  | $V_I = V_{DD}$   |      |      | 1    | $\mu\text{A}$    |
|                             | $I_{LIH2}$ | P121, P122<br>(X1, X2/EXCLK)   | $V_I = V_{DD}$ Input port or external clock input                            |      |      | 1    | $\mu\text{A}$    |
|                             |            |  | When resonator connected   |      |      | 10   | $\mu\text{A}$    |
| Input leakage current, low  | $I_{LIL1}$ | Other than P121, P122  | $V_I = V_{SS}$   |      |      | -1   | $\mu\text{A}$    |
|                             | $I_{LIL2}$ | P121, P122<br>(X1, X2/EXCLK)   | $V_I = V_{SS}$ Input port or external clock input                            |      |      | -1   | $\mu\text{A}$    |
|                             |            |  | When resonator connected   |      |      | -10  | $\mu\text{A}$    |
| On-chip pull-up resistance  | $R_U$      | 20-, 24-pin products:<br>P00 to P03 <sup>Note</sup> , P10 to P14,<br>P40 to P42, P125, RESET<br><br>30-pin products: P00, P01,<br>P10 to P17, P30, P31, P40,<br>P50, P51, P120, P147 | $V_I = V_{SS}$ , input port  | 10   | 20   | 100  | $\text{k}\Omega$ |

**Note** 24-pin products only.**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Minimum Instruction Execution Time during Main System Clock Operation**

- Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.)
- 2.**  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.))

**(5) During communication at same potential (simplified I<sup>2</sup>C mode)**



**( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter                     | Symbol       | Conditions   | HS (high-speed main) Mode<br>LS (low-speed main) Mode |                       | Unit |
|-------------------------------|--------------|--|---|-----------------------|------|
|                               |              |  | MIN.  | MAX.                  |      |
| SCLr clock frequency          | $f_{SCL}$    | $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$ |   | 400 <sup>Note 1</sup> | kHz  |
|                               |              | $1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5\text{ k}\Omega$    |   | 300 <sup>Note 1</sup> | kHz  |
| Hold time when SCLr = "L"     | $t_{LOW}$    | $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$ | 1150  |                       | ns   |
|                               |              | $1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5\text{ k}\Omega$    | 1550  |                       | ns   |
| Hold time when SCLr = "H"     | $t_{HIGH}$   | $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$ | 1150  |                       | ns   |
|                               |              | $1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5\text{ k}\Omega$    | 1550  |                       | ns   |
| Data setup time (reception)   | $t_{SU:DAT}$ | $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$ | $1/f_{MCK} + 145$ <sup>Note 2</sup>                   |                       | ns   |
|                               |              | $1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5\text{ k}\Omega$    | $1/f_{MCK} + 230$ <sup>Note 2</sup>                   |                       | ns   |
| Data hold time (transmission) | $t_{HD:DAT}$ | $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$ | 0   | 355                   | ns   |
|                               |              | $1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5\text{ k}\Omega$    | 0   | 405                   | ns   |

- Notes 1.** The value must also be equal to or less than  $f_{MCK}/4$ .
- 2.** Set  $t_{SU:DAT}$  so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".

**Caution** Select the N-ch open drain output ( $V_{DD}$  tolerance) mode for SDAr by using port output mode register h (POMh).

(Remarks are listed on the next page.)

**Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)**

- Remarks**
1.  $R_b$  [ $\Omega$ ]: Communication line (SDAr) pull-up resistance  
 $C_b$  [F]: Communication line (SCLr, SDAr) load capacitance
  2.  $r$ : IIC number ( $r = 00, 01, 11, 20$ ),  $h$ : = POM number ( $h = 0, 1, 4, 5$ )
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
 (Operation clock to be set by the serial clock select register  $m$  (SPSm) and the CKSmn bit of serial mode register  $mn$  (SMRmn).  $m$ : Unit number ( $m = 0, 1$ ),  $n$ : Channel number ( $0, 1, 3$ ))
  4. Simplified I<sup>2</sup>C mode is supported only by the R5F102 products.

5. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to **Note 4** above to calculate the maximum transfer rate under conditions of the customer.

6. The smaller maximum transfer rate derived by using  $f_{MCK}/6$  or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when  $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$  and  $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \quad [\text{bps}]$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

7. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to **Note 6** above to calculate the maximum transfer rate under conditions of the customer.

8. The smaller maximum transfer rate derived by using  $f_{MCK}/6$  or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when  $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ ,  $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \quad [\text{bps}]$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

9. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to **Note 8** above to calculate the maximum transfer rate under conditions of the customer.

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). **For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.**

- Notes**
1. When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1
  2. When DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.

**Caution** Select the TTL input buffer for the SI00 pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SO00 pin and SCK00 pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1).  
**For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.**

- Remarks**
1.  $R_b$  [ $\Omega$ ]: Communication line (SCK00, SO00) pull-up resistance,  $C_b$  [F]: Communication line (SCK00, SO00) load capacitance,  $V_b$  [V]: Communication line voltage
  2.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS00 bit of serial mode register 00 (SMR00).)

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)****( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**


| Parameter   | Symbol     | Conditions   | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | Unit |
|---|------------|--|---------------------------|------|--------------------------|------|------|
|   |            |  | MIN.                      | MAX. | MIN.                     | MAX. |      |
| Slp setup time<br>(to SCKp↓) <sup>Note 1</sup>              | $t_{SIK1}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$                | 44                        |      | 110                      |      | ns   |
|   |            | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                   | 44                        |      | 110                      |      | ns   |
|   |            | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ <sup>Note 2</sup> ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ | 110                       |      | 110                      |      | ns   |
| Slp hold time<br>(from SCKp↓) <sup>Note 1</sup>             | $t_{KSI1}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$                | 19                        |      | 19                       |      | ns   |
|   |            | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                   | 19                        |      | 19                       |      | ns   |
|   |            | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ <sup>Note 2</sup> ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ | 19                        |      | 19                       |      | ns   |
| Delay time from<br>SCKp↑ to<br>SOp output <sup>Note 1</sup> | $t_{KSO1}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$                |                           | 25   |                          | 25   | ns   |
|   |            | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                   |                           | 25   |                          | 25   | ns   |
|   |            | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ <sup>Note 2</sup> ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ |                           | 25   |                          | 25   | ns   |

**Notes** 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.2. Use it with  $V_{DD} \geq V_b$ .**Cautions** 1. Select the TTL input buffer for the Slp pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

2. CSI01 and CSI11 cannot communicate at different potential.


**Remarks** 1.  $R_b$  [ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance,  $C_b$  [F]: Communication line (SCKp, SOp) load capacitance,  $V_b$  [V]: Communication line voltage

2. p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)


**CSI mode connection diagram (during communication at different potential)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



**(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)****( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter                     | Symbol       | Conditions   | HS (high-speed main) Mode                |                      | LS (low-speed main) Mode                 |                      | Unit |
|-------------------------------|--------------|--|--|----------------------|--|----------------------|------|
|                               |              |  | MIN.                                     | MAX.                 | MIN.                                     | MAX.                 |      |
| SCLr clock frequency          | $f_{SCL}$    | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$               |  | 400 <sup>Note1</sup> |  | 300 <sup>Note1</sup> | kHz  |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                  |  | 400 <sup>Note1</sup> |  | 300 <sup>Note1</sup> | kHz  |
|                               |              | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ , <sup>Note2</sup><br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ |  | 300 <sup>Note1</sup> |  | 300 <sup>Note1</sup> | kHz  |
| Hold time when SCLr = "L"     | $t_{LOW}$    | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$               | 1150                                     |                      | 1550                                     |                      | ns   |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                  | 1150                                     |                      | 1550                                     |                      | ns   |
|                               |              | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ , <sup>Note2</sup><br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ | 1550                                     |                      | 1550                                     |                      | ns   |
| Hold time when SCLr = "H"     | $t_{HIGH}$   | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$               | 675                                      |                      | 610                                      |                      | ns   |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                  | 600                                      |                      | 610                                      |                      | ns   |
|                               |              | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ , <sup>Note2</sup><br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ | 610                                      |                      | 610                                      |                      | ns   |
| Data setup time (reception)   | $t_{SU:DAT}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$               | $1/f_{MCK}$<br>+ 190<br><sup>Note3</sup> |                      | $1/f_{MCK}$<br>+ 190<br><sup>Note3</sup> |                      | ns   |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                  | $1/f_{MCK}$<br>+ 190<br><sup>Note3</sup> |                      | $1/f_{MCK}$<br>+ 190<br><sup>Note3</sup> |                      | ns   |
|                               |              | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ , <sup>Note2</sup><br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ | $1/f_{MCK}$<br>+ 190<br><sup>Note3</sup> |                      | $1/f_{MCK}$<br>+ 190<br><sup>Note3</sup> |                      | ns   |
| Data hold time (transmission) | $t_{HD:DAT}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$               | 0  | 355                  | 0  | 355                  | ns   |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$                  | 0  | 355                  | 0  | 355                  | ns   |
|                               |              | $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ , <sup>Note2</sup><br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$ | 0  | 405                  | 0  | 405                  | ns   |

**Notes** 1. The value must also be equal to or less than  $f_{MCK}/4$ .2. Use it with  $V_{DD} \geq V_b$ .3. Set  $t_{SU:DAT}$  so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".**Cautions** 1. Select the TTL input buffer and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SDAr pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SCLr pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

2. IIC01 and IIC11 cannot communicate at different potential.

(Remarks are listed on the next page.)

## 2.5.2 Serial interface IICA

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

| Parameter                                       | Symbol              | Conditions                            | HS (high-speed main) mode<br>LS (low-speed main) mode |      |           |      | Unit |
|---|---------------------|---------------------------------------|---|------|-----------|------|------|
|   |                     |                                       | Standard Mode   |      | Fast Mode |      |      |
|   |                     |                                       | MIN.  | MAX. | MIN.      | MAX. |      |
| SCLA0 clock frequency                           | f <sub>SCL</sub>    | Fast mode: f <sub>CLK</sub> ≥ 3.5 MHz |   |      | 0         | 400  | kHz  |
|   |                     | Normal mode: f <sub>CLK</sub> ≥ 1 MHz | 0   | 100  |           |      | kHz  |
| Setup time of restart condition                 | t <sub>SU:STA</sub> |                                       | 4.7   |      | 0.6       |      | μs   |
| Hold time <sup>Note 1</sup>                     | t <sub>HD:STA</sub> |                                       | 4.0   |      | 0.6       |      | μs   |
| Hold time when SCLA0 = “L”                      | t <sub>LOW</sub>    |                                       | 4.7   |      | 1.3       |      | μs   |
| Hold time when SCLA0 = “H”                      | t <sub>HIGH</sub>   |                                       | 4.0   |      | 0.6       |      | μs   |
| Data setup time (reception)                     | t <sub>SU:DAT</sub> |                                       | 250   |      | 100       |      | ns   |
| Data hold time (transmission) <sup>Note 2</sup> | t <sub>HD:DAT</sub> |                                       | 0   | 3.45 | 0         | 0.9  | μs   |
| Setup time of stop condition                    | t <sub>SU:STO</sub> |                                       | 4.0   |      | 0.6       |      | μs   |
| Bus-free time                                   | t <sub>BUF</sub>    |                                       | 4.7   |      | 1.3       |      | μs   |

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.


**Caution** Only in the 30-pin products, the values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Normal mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 kΩ

Fast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

IICA serial transfer timing



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV<sub>REFM</sub> (ADREFM = 1), target pin: ANI0, ANI2, ANI3, and ANI16 to ANI22

(T<sub>A</sub> = -40 to +85°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V, Reference voltage (+) = V<sub>BGR</sub><sup>Note 3</sup>, Reference voltage (-) = AV<sub>REFM</sub>  
<sup>Note 4</sup> = 0 V, HS (high-speed main) mode)

| Parameter                                      | Symbol            | Conditions       | MIN. | TYP. | MAX.                               | Unit |
|--|-------------------|------------------|------|------|------------------------------------|------|
| Resolution                                     | RES               |                  | 8    |      |                                    | bit  |
| Conversion time                                | t <sub>CONV</sub> | 8-bit resolution | 17   |      | 39                                 | μs   |
| Zero-scale error <sup>Notes 1, 2</sup>         | EZS               | 8-bit resolution |      |      | ±0.60                              | %FSR |
| Integral linearity error <sup>Note 1</sup>     | ILE               | 8-bit resolution |      |      | ±2.0                               | LSB  |
| Differential linearity error <sup>Note 1</sup> | DLE               | 8-bit resolution |      |      | ±1.0                               | LSB  |
| Analog input voltage                           | V <sub>AIN</sub>  |                  | 0    |      | V <sub>BGR</sub> <sup>Note 3</sup> | V    |

**Notes** 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to **28.6.2 Temperature sensor/internal reference voltage characteristics**.

4. When reference voltage (-) = V<sub>SS</sub>, the MAX. values are as follows.

Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

## 2.6.4 LVD circuit characteristics

## LVD Detection Voltage of Reset Mode and Interrupt Mode

(T<sub>A</sub> = -40 to +85°C, V<sub>PDR</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

| Parameter                | Symbol             | Conditions             | MIN. | TYP. | MAX. | Unit |
|--------------------------|--------------------|------------------------|------|------|------|------|
| Detection supply voltage | V <sub>LVD0</sub>  | Power supply rise time | 3.98 | 4.06 | 4.14 | V    |
|                          |                    | Power supply fall time | 3.90 | 3.98 | 4.06 | V    |
|                          | V <sub>LVD1</sub>  | Power supply rise time | 3.68 | 3.75 | 3.82 | V    |
|                          |                    | Power supply fall time | 3.60 | 3.67 | 3.74 | V    |
|                          | V <sub>LVD2</sub>  | Power supply rise time | 3.07 | 3.13 | 3.19 | V    |
|                          |                    | Power supply fall time | 3.00 | 3.06 | 3.12 | V    |
|                          | V <sub>LVD3</sub>  | Power supply rise time | 2.96 | 3.02 | 3.08 | V    |
|                          |                    | Power supply fall time | 2.90 | 2.96 | 3.02 | V    |
|                          | V <sub>LVD4</sub>  | Power supply rise time | 2.86 | 2.92 | 2.97 | V    |
|                          |                    | Power supply fall time | 2.80 | 2.86 | 2.91 | V    |
|                          | V <sub>LVD5</sub>  | Power supply rise time | 2.76 | 2.81 | 2.87 | V    |
|                          |                    | Power supply fall time | 2.70 | 2.75 | 2.81 | V    |
|                          | V <sub>LVD6</sub>  | Power supply rise time | 2.66 | 2.71 | 2.76 | V    |
|                          |                    | Power supply fall time | 2.60 | 2.65 | 2.70 | V    |
|                          | V <sub>LVD7</sub>  | Power supply rise time | 2.56 | 2.61 | 2.66 | V    |
|                          |                    | Power supply fall time | 2.50 | 2.55 | 2.60 | V    |
|                          | V <sub>LVD8</sub>  | Power supply rise time | 2.45 | 2.50 | 2.55 | V    |
|                          |                    | Power supply fall time | 2.40 | 2.45 | 2.50 | V    |
|                          | V <sub>LVD9</sub>  | Power supply rise time | 2.05 | 2.09 | 2.13 | V    |
|                          |                    | Power supply fall time | 2.00 | 2.04 | 2.08 | V    |
|                          | V <sub>LVD10</sub> | Power supply rise time | 1.94 | 1.98 | 2.02 | V    |
|                          |                    | Power supply fall time | 1.90 | 1.94 | 1.98 | V    |
|                          | V <sub>LVD11</sub> | Power supply rise time | 1.84 | 1.88 | 1.91 | V    |
|                          |                    | Power supply fall time | 1.80 | 1.84 | 1.87 | V    |
| Minimum pulse width      | t <sub>LW</sub>    |                        | 300  |      |      | μs   |
| Detection delay time     |                    |                        |      |      | 300  | μs   |



## 3.4 AC Characteristics

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

| Items  | Symbol                                | Conditions                                       |                           |                                 | MIN.                    | TYP. | MAX. | Unit |
|--|---------------------------------------|--|---------------------------|---------------------------------|-------------------------|------|------|------|
| Instruction cycle (minimum instruction execution time)             | T <sub>CY</sub>                       | Main system clock (f <sub>MAIN</sub> ) operation | HS (High-speed main) mode | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V | 0.04167                 |      | 1    | μs   |
|  |                                       |  |                           | 2.4 V ≤ V <sub>DD</sub> < 2.7 V | 0.0625                  |      | 1    | μs   |
|  |                                       | During self programming                          | HS (High-speed main) mode | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V | 0.04167                 |      | 1    | μs   |
|  |                                       |  |                           | 2.4 V ≤ V <sub>DD</sub> < 2.7 V | 0.0625                  |      | 1    | μs   |
| External main system clock frequency                               | f <sub>EX</sub>                       | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                  |                           |                                 | 1.0                     |      | 20.0 | MHz  |
|  |                                       | 2.4 V ≤ V <sub>DD</sub> < 2.7 V                  |                           |                                 | 1.0                     |      | 16.0 | MHz  |
| External main system clock input high-level width, low-level width | t <sub>EXH</sub> , t <sub>EXL</sub>   | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                  |                           |                                 | 24                      |      |      | ns   |
|  |                                       | 2.4 V ≤ V <sub>DD</sub> < 2.7 V                  |                           |                                 | 30                      |      |      | ns   |
| TI00 to TI07 input high-level width, low-level width               | t <sub>TIH</sub> , t <sub>TIL</sub>   |  |                           |                                 | 1/f <sub>MCK</sub> + 10 |      |      | ns   |
| TO00 to TO07 output frequency                                      | f <sub>TO</sub>                       | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V                  |                           |                                 |                         |      | 12   | MHz  |
|  |                                       | 2.7 V ≤ V <sub>DD</sub> < 4.0 V                  |                           |                                 |                         |      | 8    | MHz  |
|  |                                       | 2.4 V ≤ V <sub>DD</sub> < 2.7 V                  |                           |                                 |                         |      | 4    | MHz  |
| PCLBUZ0, or PCLBUZ1 output frequency                               | f <sub>PCL</sub>                      | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V                  |                           |                                 |                         |      | 16   | MHz  |
|  |                                       | 2.7 V ≤ V <sub>DD</sub> < 4.0 V                  |                           |                                 |                         |      | 8    | MHz  |
|  |                                       | 2.4 V ≤ V <sub>DD</sub> < 2.7 V                  |                           |                                 |                         |      | 4    | MHz  |
| INTP0 to INTP5 input high-level width, low-level width             | t <sub>INTH</sub> , t <sub>INTL</sub> |  |                           |                                 | 1                       |      |      | μs   |
| KR0 to KR9 input available width                                   | t <sub>KR</sub>                       |  |                           |                                 | 250                     |      |      | ns   |
| RESET low-level width  | t <sub>RSL</sub>                      |  |                           |                                 | 10                      |      |      | μs   |

**Remark** fMCK: Timer array unit operation clock frequency

(Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))

**CSI mode connection diagram (during communication at different potential)**
**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
 (When  $\text{DAPmn} = 0$  and  $\text{CKPmn} = 0$ , or  $\text{DAPmn} = 1$  and  $\text{CKPmn} = 1$ .)


- Remarks**
1.  $R_b$  [ $\Omega$ ]: Communication line ( $\text{SOp}$ ) pull-up resistance,  $C_b$  [F]: Communication line ( $\text{SOp}$ ) load capacitance,  $V_b$  [V]: Communication line voltage
  2.  $p$ : CSI number ( $p = 00, 20$ ),  $m$ : Unit number ( $m = 0, 1$ ),  $n$ : Channel number ( $n = 0$ )
  3.  $f_{\text{MCK}}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register  $m$  ( $\text{SPSm}$ ) and the  $\text{CKSmn}$  bit of serial mode register  $mn$  ( $\text{SMRmn}$ ))

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter                     | Symbol       | Conditions   | HS (high-speed main)<br>Mode          |                      | Unit |
|-------------------------------|--------------|--|---------------------------------------|----------------------|------|
|                               |              |  | MIN.                                  | MAX.                 |      |
| SCLr clock frequency          | $f_{SCL}$    | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ |                                       | $100^{\text{Note1}}$ | kHz  |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    |                                       | $100^{\text{Note1}}$ | kHz  |
|                               |              | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    |                                       | $100^{\text{Note1}}$ | kHz  |
| Hold time when SCLr = "L"     | $t_{LOW}$    | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | 4600                                  |                      | ns   |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 4600                                  |                      | ns   |
|                               |              | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 4650                                  |                      | ns   |
| Hold time when SCLr = "H"     | $t_{HIGH}$   | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | 2700                                  |                      | ns   |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 2400                                  |                      | ns   |
|                               |              | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 1830                                  |                      | ns   |
| Data setup time (reception)   | $t_{SU:DAT}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | $1/f_{MCK}$<br>+ 760 <sup>Note3</sup> |                      | ns   |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | $1/f_{MCK}$<br>+ 760 <sup>Note3</sup> |                      | ns   |
|                               |              | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | $1/f_{MCK}$<br>+ 570 <sup>Note3</sup> |                      | ns   |
| Data hold time (transmission) | $t_{HD:DAT}$ | $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | 0                                     | 1420                 | ns   |
|                               |              | $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 0                                     | 1420                 | ns   |
|                               |              | $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 0                                     | 1215                 | ns   |

**Notes** 1. The value must also be equal to or less than  $f_{MCK}/4$ .2. Set  $t_{SU:DAT}$  so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".

**Cautions** 1. Select the TTL input buffer and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SDAr pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SCLr pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

2. IIC01 and IIC11 cannot communicate at different potential.

(Remarks are listed on the next page.)



### 3.6 Analog Characteristics

#### 3.6.1 A/D converter characteristics

##### Classification of A/D converter characteristics

| Input channel  | Reference Voltage  |  |  |
|--|--|--|--|
|  | Reference voltage (+) = $AV_{REFP}$<br>Reference voltage (-) = $AV_{REFM}$ | Reference voltage (+) = $V_{DD}$<br>Reference voltage (-) = $V_{SS}$ | Reference voltage (+) = $V_{BGR}$<br>Reference voltage (-) = $AV_{REFM}$ |
| ANI0 to ANI3   | Refer to 29.6.1 (1).   | Refer to 29.6.1 (3).   | Refer to 29.6.1 (4).   |
| ANI16 to ANI22   | Refer to 29.6.1 (2).   |  |  |
| Internal reference voltage<br>Temperature sensor<br>output voltage | Refer to 29.6.1 (1).   |  | —  |

(1) When reference voltage (+) =  $AV_{REFP}/ANI0$  ( $ADREFP1 = 0$ ,  $ADREFP0 = 1$ ), reference voltage (-) =  $AV_{REFM}/ANI1$  ( $ADREFM = 1$ ), target pin: ANI2, ANI3, internal reference voltage, and temperature sensor output voltage

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq AV_{REFP} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , Reference voltage (+) =  $AV_{REFP}$ , Reference voltage (-) =  $AV_{REFM} = 0\text{ V}$ )

| Parameter                                      | Symbol     | Conditions  | MIN.   | TYP.   | MAX.        | Unit          |
|--|------------|---|--|--------|-------------|---------------|
| Resolution                                     | RES        |   | 8  |        | 10          | bit           |
| Overall error <sup>Note 1</sup>                | AINL       | 10-bit resolution<br>$AV_{REFP} = V_{DD}$ <sup>Note 3</sup>   |  | 1.2    | $\pm 3.5$   | LSB           |
| Conversion time                                | $t_{CONV}$ | 10-bit resolution<br>Target pin: ANI2, ANI3   | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.125  | 39          | $\mu\text{s}$ |
|  |            |   | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.1875 | 39          | $\mu\text{s}$ |
|  |            |   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17     | 39          | $\mu\text{s}$ |
|  |            | 10-bit resolution<br>Target pin: Internal<br>reference voltage, and<br>temperature sensor<br>output voltage<br>(HS (high-speed main)<br>mode) | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.375  | 39          | $\mu\text{s}$ |
|  |            |   | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.5625 | 39          | $\mu\text{s}$ |
|  |            |   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17     | 39          | $\mu\text{s}$ |
| Zero-scale error <sup>Notes 1, 2</sup>         | EZS        | 10-bit resolution<br>$AV_{REFP} = V_{DD}$ <sup>Note 3</sup>   |  |        | $\pm 0.25$  | %FSR          |
| Full-scale error <sup>Notes 1, 2</sup>         | EFS        | 10-bit resolution<br>$AV_{REFP} = V_{DD}$ <sup>Note 3</sup>   |  |        | $\pm 0.25$  | %FSR          |
| Integral linearity error <sup>Note 1</sup>     | ILE        | 10-bit resolution<br>$AV_{REFP} = V_{DD}$ <sup>Note 3</sup>   |  |        | $\pm 2.5$   | LSB           |
| Differential linearity error <sup>Note 1</sup> | DLE        | 10-bit resolution<br>$AV_{REFP} = V_{DD}$ <sup>Note 3</sup>   |  |        | $\pm 1.5$   | LSB           |
| Analog input voltage                           | $V_{AIN}$  | ANI2, ANI3  | 0  |        | $AV_{REFP}$ | V             |
|  |            | Internal reference voltage<br>(HS (high-speed main) mode)   | $V_{BGR}$ <sup>Note 4</sup>                  |        |             | V             |
|  |            | Temperature sensor output voltage<br>(HS (high-speed main) mode)  | $V_{TMPS25}$ <sup>Note 4</sup>               |        |             | V             |

(Notes are listed on the next page.)

(3) When reference voltage (+) =  $V_{DD}$  (ADREFP1 = 0, ADREFP0 = 0), reference voltage (–) =  $V_{SS}$  (ADREFM = 0), target pin: ANI0 to ANI3, ANI16 to ANI22, internal reference voltage, and temperature sensor output voltage

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , Reference voltage (+) =  $V_{DD}$ , Reference voltage (–) =  $V_{SS}$ )

| Parameter                                      | Symbol            | Conditions  | MIN.   | TYP.   | MAX.       | Unit          |
|--|-------------------|---|--|--------|------------|---------------|
| Resolution                                     | RES               |   | 8  |        | 10         | bit           |
| Overall error <sup>Note 1</sup>                | AINL              | 10-bit resolution   |  | 1.2    | $\pm 7.0$  | LSB           |
| Conversion time                                | t <sub>CONV</sub> | 10-bit resolution<br>Target pin: ANI0 to ANI3,<br>ANI16 to ANI22  | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.125  | 39         | $\mu\text{s}$ |
|  |                   |   | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.1875 | 39         | $\mu\text{s}$ |
|  |                   |   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17     | 39         | $\mu\text{s}$ |
| Conversion time                                | t <sub>CONV</sub> | 10-bit resolution<br>Target pin: internal reference<br>voltage, and temperature<br>sensor output voltage (HS<br>(high-speed main) mode) | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.375  | 39         | $\mu\text{s}$ |
|  |                   |   | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.5625 | 39         | $\mu\text{s}$ |
|  |                   |   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17     | 39         | $\mu\text{s}$ |
| Zero-scale error <sup>Notes 1, 2</sup>         | EZS               | 10-bit resolution   |  |        | $\pm 0.60$ | %FSR          |
| Full-scale error <sup>Notes 1, 2</sup>         | EFS               | 10-bit resolution   |  |        | $\pm 0.60$ | %FSR          |
| Integral linearity error <sup>Note 1</sup>     | ILE               | 10-bit resolution   |  |        | $\pm 4.0$  | LSB           |
| Differential linearity error <sup>Note 1</sup> | DLE               | 10-bit resolution   |  |        | $\pm 2.0$  | LSB           |
| Analog input voltage                           | V <sub>AIN</sub>  | ANI0 to ANI3, ANI16 to ANI22  | 0  |        | $V_{DD}$   | V             |
|  |                   | Internal reference voltage<br>(HS (high-speed main) mode)   | V <sub>BGR</sub> <sup>Note 3</sup>           |        |            | V             |
|  |                   | Temperature sensor output voltage<br>(HS (high-speed main) mode)  | V <sub>TMPS25</sub> <sup>Note 3</sup>        |        |            | V             |

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to **29.6.2 Temperature sensor/internal reference voltage characteristics**.

## 3.9 Dedicated Flash Memory Programmer Communication (UART)


**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter     | Symbol | Conditions                | MIN.    | TYP. | MAX.      | Unit |
|---------------|--------|---------------------------|---------|------|-----------|------|
| Transfer rate |        | During serial programming | 115,200 |      | 1,000,000 | bps  |

## 3.10 Timing of Entry to Flash Memory Programming Modes

**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter   | Symbol             | Conditions   | MIN. | TYP. | MAX. | Unit          |
|---|--------------------|--|------|------|------|---------------|
| Time to complete the communication for the initial setting after the external reset is released   | $t_{\text{SUNIT}}$ | POR and LVD reset are released before external release |      |      | 100  | ms            |
| Time to release the external reset after the TOOL0 pin is set to the low level  | $t_{\text{SU}}$    | POR and LVD reset are released before external release | 10   |      |      | $\mu\text{s}$ |
| Time to hold the TOOL0 pin at the low level after the external reset is released<br>(excluding the processing time of the firmware to control the flash memory) | $t_{\text{HD}}$    | POR and LVD reset are released before external release | 1    |      |      | ms            |



&lt;1&gt; The low level is input to the TOOL0 pin.

&lt;2&gt; The external reset is released (POR and LVD reset must be released before the external reset is released.).

&lt;3&gt; The TOOL0 pin is set to the high level.

&lt;4&gt; Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark**  $t_{\text{SUNIT}}$ : Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

$t_{\text{SU}}$ : Time to release the external reset after the TOOL0 pin is set to the low level


$t_{\text{HD}}$ : Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

## 4.2 24-pin products

R5F1027AANA, R5F10279ANA, R5F10278ANA, R5F10277ANA  
 R5F1037AANA, R5F10379ANA, R5F10378ANA, R5F10377ANA  
 R5F1027ADNA, R5F10279DNA, R5F10278DNA, R5F10277DNA  
 R5F1037ADNA, R5F10379DNA, R5F10378DNA, R5F10377DNA  
 R5F1027AGNA, R5F10279GNA, R5F10278GNA, R5F10277GNA

&lt;R&gt;

| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-HWQFN24-4x4-0.50 | PWQN0024KE-A | P24K8-50-CAB-1 | 0.04            |



©2012 Renesas Electronics Corporation. All rights reserved.

| Rev. | Date         | Description |   |
|------|--------------|-------------|---|
|      |              | Page        | Summary   |
| 2.00 | Sep 06, 2013 | 55          | Modification of description and Notes 3 and 4 in 2.6.1 (3)  |
|      |              | 56          | Modification of description and Notes 3 and 4 in 2.6.1 (4)  |
|      |              | 57          | Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics        |
|      |              | 57          | Modification of table and Note in 2.6.3 POR circuit characteristics                                 |
|      |              | 58          | Modification of table in 2.6.4 LVD circuit characteristics  |
|      |              | 59          | Modification of table of LVD detection voltage of interrupt & reset mode                            |
|      |              | 59          | Modification of number and title to 2.6.5 Power supply voltage rising slope characteristics         |
|      |              | 61          | Modification of table, figure, and Remark in 2.10 Timing of Entry to Flash Memory Programming Modes |
|      |              | 62 to 103   | Addition of products of industrial applications (G: T <sub>A</sub> = -40 to +105°C)                 |
|      |              | 104 to 106  | Addition of products of industrial applications (G: T <sub>A</sub> = -40 to +105°C)                 |
| 2.10 | Mar 25, 2016 | 6           | Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/G12                        |
|      |              | 7           | Modification of Table 1-1 List of Ordering Part Numbers   |
|      |              | 8           | Addition of product name (RL78/G12) and description (Top View) in 1.4.1 20-pin products             |
|      |              | 9           | Addition of product name (RL78/G12) and description (Top View) in 1.4.2 24-pin products             |
|      |              | 10          | Addition of product name (RL78/G12) and description (Top View) in 1.4.3 30-pin products             |
|      |              | 15          | Modification of description in 1.7 Outline of Functions   |
|      |              | 16          | Modification of description, and addition of target products  |
|      |              | 52          | Modification of note 2 in 2.5.2 Serial interface IICA   |
|      |              | 60          | Modification of title and note, and addition of caution in 2.7 RAM Data Retention Characteristics   |
|      |              | 60          | Modification of conditions in 2.8 Flash Memory Programming Characteristics                          |
|      |              | 62          | Modification of description, and addition of target products and remark                             |
|      |              | 94          | Modification of note 2 in 3.5.2 Serial interface IICA   |
|      |              | 102         | Modification of title and note in 3.7 RAM Data Retention Characteristics                            |
|      |              | 102         | Modification of conditions in 3.8 Flash Memory Programming Characteristics                          |
|      |              | 104 to 106  | Addition of package name  |

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.