

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	14
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10367asp-v5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Parameter	Symbol		Conditio	MIN.	TYP.	MAX.	Unit	
Output voltage, low	Vol1			$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 20.0 \ mA \end{array} \label{eq:DD}$			1.3	V
		P40 to P42 30-pin products: P0		$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \label{eq:DD}$			0.7	V
		P10 to P17, P30, F P50, P51, P120, P		$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \label{eq:DD}$			0.6	V
				$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \label{eq:DD}$			0.4	V
				$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq V_{\mbox{DD}} \leq 5.5 \mbox{ V}, \\ I_{\mbox{DL1}} = 0.6 \mbox{ mA} \end{array}$			0.4	V
	Vol2	DL3 P60, P61 4		lol2 = 400 μA			0.4	v
	Vol3			$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 15.0 \ mA \end{array} \label{eq:DD}$			2.0	V
				$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 5.0 \ mA \end{array} \label{eq:DD}$			0.4	V
				$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \label{eq:DD}$			0.4	V
				$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 2.0 \ mA \end{array}$			0.4	V
nput leakage current, nigh	Ішні	Other than P121, V <sub>I</sub> = V <sub>DD</sub> P122					1	μA
	Ішна	P121, P122 (X1, X2/EXCLK)	$V_{\text{I}} = V_{\text{DD}}$	Input port or external clock input			1	μA
				When resonator connected			10	μA
nput leakage current, ow	ILIL1	Other than P121, P122	VI = Vss				-1	μA
	ILIL2	P121, P122 (X1, X2/EXCLK)	$V_I = V_{SS}$	Input port or external clock input			-1	μA
				When resonator connected			-10	μA
Dn-chip pull-up resistance	P00 to P03 <sup>Note</sup> , P10 to P14,           P40 to P42, P125, RESET           30-pin products: P00, P01,		VI = Vss, input port	10	20	100	kΩ	
		P10 to P17, P30, F P50, P51, P120, P						


#### $40 \text{ to } 185^{\circ}$ 18V < Vpp < 55 V Vcc -0 1/1

Note 24-pin products only.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.




### Minimum Instruction Execution Time during Main System Clock Operation



When the high-speed on-chip oscillator clock is selected During self programming When high-speed system clock is selected \_ \_ \_

\_ . \_ .

TCY vs VDD (LS (low-speed main) mode)



When the high-speed on-chip oscillator clock is selected

--- During self programming ---. When high-speed system clock is selected



- **Remarks 1.** p: CSI number (p = 00, 01, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.)
  - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 1, 3: "1, 3" is only for the R5F102 products.))

(5)	During communication at same potential (simplified I <sup>2</sup> C mode)
<b>(T</b> ₄	x = -40 to +85°C. 1.8 V < Vpp < 5.5 V. Vss = 0 V)

Parameter	Symbol	Conditions	HS (high-speed	HS (high-speed main) Mode		
			LS (low-speed	main) Mode		
			MIN.	MAX.		
SCLr clock frequency	fsc∟	$1.8~V \leq V_{\text{DD}} \leq 5.5~V,$		400 Note 1	kHz	
		$C_{b} = 100 \text{ pF},  \text{R}_{b} = 3  \text{k} \Omega$				
		$1.8~V \leq V_{\text{DD}} < 2.7~V,$		300 Note 1	kHz	
		$C_b$ = 100 pF, $R_b$ = 5 k $\Omega$				
Hold time when SCLr = "L"	t∟ow	$1.8~V \leq V_{\text{DD}} \leq 5.5~V,$	1150		ns	
		$C_{b}=100 \text{ pF},  \text{R}_{b}=3  \text{k}\Omega$				
		$1.8~V \leq V_{\text{DD}} < 2.7~V,$	1550		ns	
		$C_b$ = 100 pF, $R_b$ = 5 k $\Omega$				
Hold time when SCLr = "H"	tніgн	$1.8~V \leq V_{\text{DD}} \leq 5.5~V,$	1150		ns	
		$C_{b}=100 \text{ pF},  \text{R}_{b}=3  \text{k}\Omega$				
		$1.8~V \leq V_{\text{DD}} < 2.7~V,$	1550		ns	
		$C_b$ = 100 pF, $R_b$ = 5 k $\Omega$				
Data setup time (reception)	tsu:dat	$1.8~V \leq V_{\text{DD}} \leq 5.5~V,$	1/fмск + 145 Note 2		ns	
		$C_{b}=100 \text{ pF},  \text{R}_{b}=3  \text{k}\Omega$				
		$1.8~V \leq V_{\text{DD}} < 2.7~V,$	1/fмск + 230 Note 2		ns	
		$C_b$ = 100 pF, $R_b$ = 5 k $\Omega$				
Data hold time (transmission)	thd:dat	$1.8~V \leq V_{\text{DD}} \leq 5.5~V,$	0	355	ns	
		$C_{b}=100 \text{ pF},  \text{R}_{b}=3  \text{k}\Omega$				
		$1.8~V \leq V_{\text{DD}} < 2.7~V,$	0	405	ns	
		$C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$				

Notes 1. The value must also be equal to or less than  $f_{MCK}/4$ .


2. Set tsu:DAT so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".

Caution Select the N-ch open drain output (VDD tolerance) mode for SDAr by using port output mode register h (POMh).


(Remarks are listed on the next page.)



### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



- 2. r: IIC number (r = 00, 01, 11, 20), h: = POM number (h = 0, 1, 4, 5)
- fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (0, 1, 3))
- **4.** Simplified I<sup>2</sup>C mode is supported only by the R5F102 products.



- 5. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.
- 6. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V  $\leq$  V\_DD < 4.0 V and 2.3 V  $\leq$  V\_b  $\leq$  2.7 V

Maximum transfer rate = 
$$\frac{1}{\{-Cb \times Rb \times ln (1 - \frac{2.0}{Vb})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =

 $\begin{array}{c} \displaystyle \frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \\ \hline \\ \displaystyle (\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits} \end{array} \times 100 \ [\%]$ \* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 7. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- 8. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V  $\leq$  V\_DD < 3.3 V, 1.6 V  $\leq$  V\_b  $\leq$  2.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =

$$\frac{1}{\text{ransfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}$$

$$\frac{1}{(1 - \frac{1.5}{V_b})} \times 100 \,[\%]$$
Transfer rate

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 9. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 8 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDg pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.



- **Notes 1.** When DAP00 = 0 and CKP00 = 0, or DAP00 = 1 and CKP00 = 1
  - **2.** When DAP00 = 0 and CKP00 = 1, or DAP00 = 1 and CKP00 = 0.
- Caution Select the TTL input buffer for the SI00 pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SO00 pin and SCK00 pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R<sub>b</sub> [Ω]:Communication line (SCK00, SO00) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCK00, SO00) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register 0 (SPS0) and the CKS00 bit of serial mode register 00 (SMR00).)



19

25

25

25

19

25

25

25

ns

ns

ns

ns

Delay time from

SOp output Note 1

SCKp↑ to

tkso1

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$ Parameter Symbol Conditions HS (high-speed LS (low-speed Unit main) Mode main) Mode MIN. MAX. MIN. MAX. SIp setup time  $4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ 44 tsik1 110 ns (to SCKp↓) Note 1  $C_{\text{b}}=30 \text{ pF}, \text{ R}_{\text{b}}=1.4 \text{ k}\Omega$  $2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ 44 110 ns  $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ 1.8 V  $\leq$  V\_{DD} < 3.3 V, 1.6 V  $\leq$  V\_b  $\leq$  2.0 V  $^{\text{Note 2}},$ 110 110 ns  $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$ Slp hold time 4.0 V  $\leq$  V\_{DD}  $\leq$  5.5 V, 2.7 V  $\leq$  V\_b  $\leq$  4.0 V, 19 tksi1 19 ns (from SCKp $\downarrow$ ) <sup>Note 1</sup>  $C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$  $2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ 19 19 ns  $C_b = 30 \text{ pF}, \text{ } \text{R}_b = 2.7 \text{ } \text{k}\Omega$ 

 $1.8 \text{ V} \le V_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le V_{\text{b}} \le 2.0 \text{ V}^{\text{Note 2}},$ 

 $4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ 

 $2.7~V \leq V_{\text{DD}} < 4.0~V,\, 2.3~V \leq V_{\text{b}} \leq 2.7~V,$ 

 $1.8 \text{ V} \le V_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le V_{b} \le 2.0 \text{ V}^{\text{Note 2}},$ 

 $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$ 

 $C_b = 30 \text{ pF}, R_b = 1.4 \text{ } \text{k}\Omega$ 

 $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ 


 $C_{\text{b}}=30 \text{ pF}, \text{ } \text{R}_{\text{b}}=5.5 \text{ } \text{k}\Omega$ 

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock


output) (3/3) (T\_1 = 40 to 180 (180 (180 (180 (180 ))

- **Notes 1.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0. **2.** Use it with  $V_{DD} \ge V_b$ .
- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.
  - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)


### CSI mode connection diagram (during communication at different potential)








# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)







(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode)	)
$(T_{1} = 40 \text{ to } 185 \text{ C} 18 \text{ V} < \text{V}_{22} < \text{EEV} \text{ V}_{22} = 0 \text{ V})$	

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
			MIN.	MAX.	MIN.	Mode MAX. 300 <sup>Note1</sup> 300 <sup>Note1</sup> 300 <sup>Note1</sup>	
SCLr clock frequency	fsc∟	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{b} \leq 4.0 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 2.8 \ k\Omega \end{array}$		400 <sup>Note1</sup>		300 <sup>Note1</sup>	kHz
		$\label{eq:VD} \begin{split} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 2.7 \ k\Omega \end{split}$		400 <sup>Note1</sup>		300 <sup>Note1</sup>	kHz
		$\label{eq:VDD} \begin{split} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \\ V_{b} = 100 \ \text{pF}, \ R_{b} = 5.5 \ \text{k}\Omega \end{split}$		300 <sup>Note1</sup>		300 <sup>Note1</sup>	kHz
Hold time when SCLr = "L"	t∟ow	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V,  2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.8 \; k\Omega \end{array}$	1150		1550	1550	ns
		$\label{eq:VD} \begin{split} 2.7 \ V &\leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ C_{b} &= 100 \ pF, \ R_{b} = 2.7 \ k\Omega \end{split}$	1150		1550		ns
		$\begin{split} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \label{eq:DD} \\ C_{b} = 100 \ pF, \ R_{b} = 5.5 \ k\Omega \end{split}$	1550		1550	Mode MAX. 300 <sup>Note1</sup> 300 <sup>Note1</sup>	ns
Hold time when SCLr = "H"	tніgн	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V,  2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.8 \; k\Omega \end{array}$	675		610		ns
		$\label{eq:VD} \begin{split} 2.7 \ V &\leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} &= 100 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{split}$	600		610		ns
		$\begin{split} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \label{eq:DD} \\ C_{b} = 100 \ pF, \ R_{b} = 5.5 \ k\Omega \end{split}$	610		610	MAX. 300 <sup>Note1</sup> 300 <sup>Note1</sup> 300 <sup>Note1</sup> 300 <sup>Note1</sup> 300 <sup>Note1</sup> 300 <sup>Note1</sup> 300 <sup>Note1</sup>	ns
Data setup time (reception)	tsu:dat	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{b} \leq 4.0 \ V, \\ C_{b} = 100 \ p\text{F}, \ R_{b} = 2.8 \ k\Omega \end{array}$	1/fмск + 190 <sub>Note3</sub>		1/fмск + 190 <sub>Note3</sub>		ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 190 <sub>Note3</sub>		610 610 610 1/fмск + 190 Note3 1/fмск + 190 Note3	ns	
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \\ \\ C_{b} = 100 \ p\text{F}, \ R_{b} = 5.5 \ k\Omega \end{array}$	1/fмск + 190 <sub>Note3</sub>		1/fмск + 190 <sub>Note3</sub>	Mode MAX. 300 <sup>Note1</sup> 300 <sup>Note1</sup> 300 <sup>Note1</sup> 300 <sup>Note1</sup>	ns
Data hold time (transmission)	thd:dat		0	355	0	355	ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$	0	355	0	355	ns
		$\label{eq:VDD} \begin{split} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V, \\ C_{b} = 100 \ p\text{F}, \ R_{b} = 5.5 \ k\Omega \end{split}$	0	405	0	405	ns

Notes 1. The value must also be equal to or less than  $f_{MCK}/4$ .

- $\textbf{2.} \quad Use \text{ it with } V_{\text{DD}} \geq V_{\text{b}}.$
- 3. Set  $t_{SU:DAT}$  so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".
- **Cautions 1.** Select the TTL input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SDAr pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SCLr pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.
  - 2. IIC01 and IIC11 cannot communicate at different potential.

(Remarks are listed on the next page.)



# 2.5.2 Serial interface IICA

Parameter	Symbol	Conditions	HS	HS (high-speed main) mode				
			LS	LS (low-spee		ed main) mode		
			Standa	rd Mode	Fast			
			MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	fsc∟	Fast mode: fclk≥ 3.5 MHz			0	400	kHz	
		Normal mode: fcLK≥ 1 MHz	0	100			kHz	
Setup time of restart condition	tsu:sta		4.7		0.6		μS	
Hold time <sup>Note 1</sup>	thd:sta		4.0		0.6		μS	
Hold time when SCLA0 = "L"	tLOW		4.7		1.3		μs	
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μs	
Data setup time (reception)	tsu:dat		250		100		ns	
Data hold time (transmission) <sup>Note 2</sup>	thd:dat		0	3.45	0	0.9	μs	
Setup time of stop condition	tsu:sto		4.0		0.6		μs	
Bus-free time	<b>t</b> BUF		4.7		1.3		μs	

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

<R>


The first clock pulse is generated after this period when the start/restart condition is detected. Notes 1.

2. The maximum value (MAX.) of thD:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution Only in the 30-pin products, the values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Normal mode:	$C_b = 400 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega$
Fast mode:	$C_b$ = 320 pF, Rb = 1.1 k $\Omega$

IICA serial transfer timing





# (4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV<sub>REFM</sub> (ADREFM = 1), target pin: ANI0, ANI2, ANI3, and ANI16 to ANI22

(TA = -40 to +85°C, 2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, V<sub>SS</sub> = 0 V, Reference voltage (+) = V<sub>BGR</sub><sup>Note 3</sup>, Reference voltage (-) = AV<sub>REFM</sub> Note <sup>4</sup> = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		bit
Conversion time	<b>t</b> CONV	8-bit resolution	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	EZS	8-bit resolution			±0.60	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	8-bit resolution			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution			±1.0	LSB
Analog input voltage	VAIN		0		$V_{\text{BGR}}{}^{\text{Note 3}}$	V

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

### 3. Refer to 28.6.2 Temperature sensor/internal reference voltage characteristics.

4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) = AV<sub>REFM</sub>. Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (–) = AV<sub>REFM</sub>. Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (–) = AV<sub>REFM</sub>.



# 2.6.4 LVD circuit characteristics

# LVD Detection Voltage of Reset Mode and Interrupt Mode (TA = -40 to $+85^{\circ}$ C, VPDR $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	VLVD0	Power supply rise time	3.98	4.06	4.14	V
		Power supply fall time	3.90	3.98	4.06	V
	VLVD1	Power supply rise time	3.68	3.75	3.82	V
		Power supply fall time	3.60	3.67	3.74	V
	VLVD2	Power supply rise time	3.07	3.13	3.19	V
		Power supply fall time	3.00	3.06	3.12	V
	VLVD3	Power supply rise time	2.96	3.02	3.08	V
		Power supply fall time	2.90	2.96	3.02	V
	VLVD4	Power supply rise time	2.86	2.92	2.97	V
		Power supply fall time	2.80	2.86	2.91	V
	VLVD5	Power supply rise time	2.76	2.81	2.87	V
		Power supply fall time	2.70	2.75	2.81	V
	VLVD6	Power supply rise time	2.66	2.71	2.76	V
		Power supply fall time	2.60	2.65	2.70	V
	VLVD7	Power supply rise time	2.56	2.61	2.66	V
		Power supply fall time	2.50	2.55	2.60	V
	VLVD8	Power supply rise time	2.45	2.50	2.55	V
		Power supply fall time	2.40	2.45	2.50	V
	VLVD9	Power supply rise time	2.05	2.09	2.13	V
		Power supply fall time	2.00	2.04	2.08	V
	VLVD10	Power supply rise time	1.94	1.98	2.02	V
		Power supply fall time	1.90	1.94	1.98	V
	VLVD11	Power supply rise time	1.84	1.88	1.91	V
		Power supply fall time	1.80	1.84	1.87	V
Minimum pulse width	t∟w		300			μs
Detection delay time					300	μS



# 3.4 AC Characteristics

# $(T_A = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$


Items	Symbol		Conditions			TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main system	HS (High-	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.04167		1	μs
instruction execution time)		clock (fMAIN) operation	speed main) mode	$2.4~V \leq V_{\text{DD}} < 2.7~V$	0.0625		1	μs
		During self	HS (High-	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.04167		1	μs
		programming	speed main) mode	$2.4~V \leq V_{\text{DD}} < 2.7~V$	0.0625		1	μS
External main system clock	fex	$2.7~V \leq V_{\text{DD}} \leq 5.4$	.5 V		1.0		20.0	MHz
frequency		$2.4~V \leq V_{\text{DD}} < 2$	.7 V		1.0		16.0	MHz
External main system clock	texh, texl	$2.7~V \leq V_{\text{DD}} \leq 5$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$					ns
input high-level width, low- level width		$2.4~V \leq V_{\text{DD}} < 2.4$	.7 V		30			ns
TI00 to TI07 input high-level width, low-level width	t⊓н, tт⊾				1/fмск + 10			ns
TO00 to TO07 output	f <sub>то</sub>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$					12	MHz
frequency		$2.7~V \leq V_{\text{DD}} < 4.0~V$					8	MHz
		$2.4~V \leq V_{\text{DD}} < 2.7~V$					4	MHz
PCLBUZ0, or PCLBUZ1	<b>f</b> PCL	$4.0~V \leq V_{\text{DD}} \leq 5$	.5 V				16	MHz
output frequency		$2.7~V \leq V_{\text{DD}} < 4$	.0 V				8	MHz
		$2.4~V \leq V_{\text{DD}} < 2$	.7 V				4	MHz
INTP0 to INTP5 input high- level width, low-level width	tinth, tintl				1			μs
KR0 to KR9 input available width	tкя				250			ns
RESET low-level width	tRSL				10			μs

Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))



### CSI mode connection diagram (during communication at different potential)



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



- Remarks 1.Rb [Ω]: Communication line (SOp) pull-up resistance, Cb [F]: Communication line (SOp) load capacitance,<br/>Vb [V]: Communication line voltage
  - **2.** p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)
  - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn))



Parameter	Symbol	Conditions		HS (high-speed main) Mode		
			MIN.	MAX.		
SCLr clock frequency	fsc∟	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V,  2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.8 \; k\Omega \end{array}$		100 <sup>Note1</sup>	kHz	
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V,  2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		100 <sup>Note1</sup>	kHz	
		$\begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$		100 <sup>Note1</sup>	kHz	
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V,  2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$	4600		ns	
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$	4600		ns	
		$\label{eq:VD} \begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	4650		ns	
Hold time when SCLr = "H"	tніgн	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V,  2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.8 \; k\Omega \end{array}$	2700		ns	
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V,  2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	2400		ns	
		$\begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	1830		ns	
Data setup time (reception)	tsu:dat	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V,  2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.8 \; k\Omega \end{array}$	1/fмск + 760 <sup>Note3</sup>		ns	
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{\text{DD}} < 4.0 \; V,  2.3 \; V \leq V_{\text{b}} \leq 2.7 \; V, \\ C_{\text{b}} = 100 \; pF, \; R_{\text{b}} = 2.7 \; k\Omega \end{array}$	1/fмск + 760 <sup>Note3</sup>		ns	
		$\label{eq:VD} \begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	1/fмск + 570 <sup>Note3</sup>		ns	
Data hold time (transmission)	thd:dat	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V,  2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.8 \; k\Omega \end{array}$	0	1420	ns	
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{\text{DD}} < 4.0 \; V,  2.3 \; V \leq V_{\text{b}} \leq 2.7 \; V, \\ C_{\text{b}} = 100 \; pF, \; R_{\text{b}} = 2.7 \; k\Omega \end{array}$	0	1420	ns	
		$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	0	1215	ns	

# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified $l^2C$ mode)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$ 

**Notes 1.** The value must also be equal to or less than  $f_{MCK}/4$ .

2. Set  $t_{SU:DAT}$  so that it will not exceed the hold time when SCLr = "L" or SCLr = "H".

- Cautions 1. Select the TTL input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SDAr pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SCLr pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.
  - 2. IIC01 and IIC11 cannot communicate at different potential.

(Remarks are listed on the next page.)



# 3.6 Analog Characteristics

# 3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Input channel	Reference Voltage							
	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = Vss	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM					
ANI0 to ANI3	Refer to 29.6.1 (1).	Refer to 29.6.1 (3).	Refer to 29.6.1 (4).					
ANI16 to ANI22	Refer to <b>29.6.1 (2)</b> .							
Internal reference voltage	Refer to 29.6.1 (1).		-					
Temperature sensor output voltage								

(1) When reference voltage (+) = AV<sub>REFP</sub>/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV<sub>REFM</sub>/ANI1 (ADREFM = 1), target pin: ANI2, ANI3, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{REFP} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$ 

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		8		10	bit	
Overall error <sup>Note 1</sup>	AINL	10-bit resolution AVREFP = VDD Note 3			1.2	±3.5	LSB
Conversion time	tCONV	10-bit resolution	$3.6~V \leq V\text{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI2, ANI3	$2.7~V \leq V\text{DD} \leq 5.5~V$	3.1875		39	μS
			$2.4~V \leq V\text{DD} \leq 5.5~V$	17		39	μS
		10-bit resolution	$3.6~V \leq V\text{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal	$2.7~V \leq V\text{DD} \leq 5.5~V$	3.5625		39	μS
		reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \le V_{DD} \le 5.5~V$	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	EZS	10-bit resolution AVREFP = VDD Note 3			±0.25	%FSR	
Full-scale error <sup>Notes 1, 2</sup>	EFS	10-bit resolution AVREFP = VDD Note 3				±0.25	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>				±2.5	LSB
Differential linearity error	DLE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>			±1.5	LSB	
Analog input voltage	VAIN	ANI2, ANI3	0		AVREFP	V	
		Internal reference voltage (HS (high-speed main) m	VBGR <sup>Note 4</sup>			V	
		Temperature sensor outp (HS (high-speed main) m	0		VTMPS25 <sup>Note 4</sup>	l	V

(Notes are listed on the next page.)



(3) When reference voltage (+) = V<sub>DD</sub> (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V<sub>ss</sub> (ADREFM = 0), target pin: ANI0 to ANI3, ANI16 to ANI22, internal reference voltage, and temperature sensor output voltage

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Resolution	Res			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution			1.2	±7.0	LSB
Conversion time	<b>t</b> CONV	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.125		39	μs
		Target pin: ANI0 to ANI3,	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μs
		ANI16 to ANI22	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Conversion time	tconv	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.375		39	μs
		Target pin: internal reference	$2.7 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	3.5625		39	μs
		voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \le V_{DD} \le 5.5~V$	17		39	μS
Zero-scale error <sup>Notes 1, 2</sup>	EZS	10-bit resolution			±0.60	%FSR	
Full-scale error <sup>Notes 1, 2</sup>	EFS	10-bit resolution			±0.60	%FSR	
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution				±4.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution				±2.0	LSB
Analog input voltage	VAIN	ANI0 to ANI3, ANI16 to ANI22		0		VDD	V
		Internal reference voltage (HS (high-speed main) mode)		VBGR Note 3		V	
		Temperature sensor output v (HS (high-speed main) mode)		VTMPS25 Note 3		V	

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V})$	$V_{ee} = 0 V Beference voltage (+) = V_{ee}$	Reference voltage (_) – Vee)
$(1A = -40 \ 10 \ +105 \ 0; \ 2.4 \ V \ -5 \ V \ -5 \ 0; \ 5.5 \ V$	$v_{SS} = 0 v$ , herefore voltage (+) = v_{DD}	, menerence vonage $(-) = v_{33}$

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to 29.6.2 Temperature sensor/internal reference voltage characteristics.



# 3.9 Dedicated Flash Memory Programmer Communication (UART)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Transfer rate		During serial programming	115,200		1,000,000	bps		

# $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

# 3.10 Timing of Entry to Flash Memory Programming Modes

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset are released before external release			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset are released before external release	10			μS
Time to hold the TOOL0 pin at the low level after the external reset is released	tнo	POR and LVD reset are released before external release	1			ms
(excluding the processing time of the firmware to control the flash memory)						



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
  - $t_{\text{su:}}$  Time to release the external reset after the TOOL0 pin is set to the low level
  - the: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)




### 4.2 24-pin products

R5F1027AANA, R5F10279ANA, R5F10278ANA, R5F10277ANA R5F1037AANA, R5F10379ANA, R5F10378ANA, R5F10377ANA R5F1027ADNA, R5F10279DNA, R5F10278DNA, R5F10277DNA R5F1037ADNA, R5F10379DNA, R5F10378DNA, R5F10377DNA R5F1027AGNA, R5F10279GNA, R5F10278GNA, R5F10277GNA

<R>

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN24-4x4-0.50	PWQN0024KE-A	P24K8-50-CAB-1	0.04

S



(UNIT:mm) DIMENSIONS ITEM D  $4.00\pm\!0.05$ Е  $4.00 \pm 0.05$ А 0.75±0.05 0.25 + 0.05 - 0.07b 0.50 е Lp  $0.40\pm\!0.10$ х 0.05 у 0.05

l r	ITEM			D2			E2			
			MIN	NOM	MAX	MIN	NOM	MAX		
EXPO DIE PA VARIA		А	2.45	2.50	2.55	2.45	2.50	2.55		

DETAIL OF (A) PART

©2012 Renesas Electronics Corporation. All rights reserved.



			Description
Rev.	Date	Page	Summary
2.00	00 Sep 06, 2013 55		Modification of description and Notes 3 and 4 in 2.6.1 (3)
		56	Modification of description and Notes 3 and 4 in 2.6.1 (4)
		57	Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics
		57	Modification of table and Note in 2.6.3 POR circuit characteristics
		58	Modification of table in 2.6.4 LVD circuit characteristics
		59	Modification of table of LVD detection voltage of interrupt & reset mode
		59	Modification of number and title to 2.6.5 Power supply voltage rising slope characteristics
		61	Modification of table, figure, and Remark in 2.10 Timing of Entry to Flash Memory
			Programming Modes
		62 to 103	Addition of products of industrial applications (G: $T_A = -40$ to $+105^{\circ}C$ )
		104 to 106	Addition of products of industrial applications (G: $T_A = -40$ to $+105^{\circ}C$ )
2.10	Mar 25, 2016	6	Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/G12
		7	Modification of Table 1-1 List of Ordering Part Numbers
		8	Addition of product name (RL78/G12) and description (Top View) in 1.4.1 20-pin products
		9	Addition of product name (RL78/G12) and description (Top View) in 1.4.2 24-pin products
		10	Addition of product name (RL78/G12) and description (Top View) in 1.4.3 30-pin products
		15	Modification of description in 1.7 Outline of Functions
		16	Modification of description, and addition of target products
		52	Modification of note 2 in 2.5.2 Serial interface IICA
		60	Modification of title and note, and addition of caution in 2.7 RAM Data Retention Characteristics
		60	Modification of conditions in 2.8 Flash Memory Programming Characteristics
		62	Modification of description, and addition of target products and remark
		94	Modification of note 2 in 3.5.2 Serial interface IICA
		102	Modification of title and note in 3.7 RAM Data Retention Characteristics
		102	Modification of conditions in 3.8 Flash Memory Programming Characteristics
		104 to 106	Addition of package name

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.