

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details


Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	14
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10367dsp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.6.3 30-pin products





Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).



1.7 Outline of Functions

This outline describes the function at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

	Item	20-	-pin	24	-pin	30-	pin	
		R5F1026x	R5F1036x	R5F1027x	R5F1037x	R5F102Ax	R5F103Ax	
Code flas	h memory	2 to 16 KB Note 1 4 to			16 KB	•		
Data flash	n memory	2 KB	-	2 KB	-	2 KB	-	
RAM		256 B to	o 1.5 KB	512 B to 1.5 KB		512 B	to 2KB	
Address s	space			11	MB			
Main system clock	High-speed system clock	HS (High-spee HS (High-spee	ed main) mode : ed main) mode :	n, external main s 1 to 20 MHz (Vc 1 to 16 MHz (Vc 1 to 8 MHz (Vc	D = 2.7 to 5.5 V D = 2.4 to 5.5 V	,		
	High-speed on-chip oscillator clock	HS (High-spee	S (High-speed main) mode : 1 to 24 MHz ($V_{DD} = 2.7$ to 5.5 V), S (High-speed main) mode : 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), S (Low-speed main) mode : 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V)					
Low-spee	d on-chip oscillator clock	15 kHz (TYP)						
General-p	ourpose register	(8-bit register × 8) × 4 banks						
Minimum	instruction execution time	0.04167 μ s (High-speed on-chip oscillator clock: fi H = 24 MHz operation)						
		0.05 µs (High-speed system clock: f _{MX} = 20 MHz operation)						
Instruction	n set	Data transfer (8/16 bits)						
		Adder and subtractor/logical operation (8/16 bits)						
		 Multiplication 	n (8 bits × 8 bits))				
	1	Rotate, barrel shift, and bit manipulation (set, reset, test, and Boolean operation), etc.						
I/O port	Total	1	8	2	2	2	6	
	CMOS I/O	(N-ch C	2 D.D. I/O nd voltage]: 4)	(N-ch C	6 D.D. I/O id voltage]: 5)		1 D.D. I/O d voltage]: 9)	
	CMOS input		4		4	;	3	
	N-ch open-drain I/O (6 V tolerance)	2						
Timer	16-bit timer	4 channels 8 channels						
	Watchdog timer	1 channel						
	12-bit Interval timer	1 channel						
	Timer output	4 channels (PWM outputs: 3 ^{Note 3})			8 channels (PWM outputs: 7 ^{Note 3}) ^{Note 2}			

Notes 1. The self-programming function cannot be used in the R5F10266 and R5F10366.

2. The maximum number of channels when PIOR0 is set to 1.

3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). (See **6.9.3 Operation as multiple PWM output function**.)

Caution When the flash memory is rewritten via a user program, the code flash area and RAM area are used because each library is used. When using the library, refer to RL78 Family Flash Self Programming Library Type01 User's Manual and RL78 Family Data Flash Library Type04 User's Manual.



2.3 DC Characteristics

2.3.1 Pin characteristics

Parameter	Symbol	Conditions			TYP.	MAX	Unit
Output current, high ^{Note 1}	Іон1	20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42 30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147		MIN.		 MAX. -10.0 №05 2 -30.0 -6.0 -4.5 -80.0 -18.0 -10.0 	mA
		20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-30.0	mA
		Total of P40 to P42	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-6.0	mA
		30-pin products: Total of P00, P01, P40, P120 (When duty \leq 70% ^{Note 3})	$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$			-4.5	mA
		20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-80.0	mA
		Total of P00 to P03 ^{Note 4} , P10 to P14	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-18.0	mA
		30-pin products: Total of P10 to P17, P30, P31, P50, P51, P147 (When duty \leq 70% ^{Note 3})	$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$			-10.0	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$)				-100	mA
	Іон2	Per pin for P20 to P23				-0.1	mA
		Total of all pins				-0.4	mA

Notes 1. value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

- 2. However, do not exceed the total current value.
- 3. The output current value under conditions where the duty factor \leq 70%. If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).
 - Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and IOH = -10.0 mA
 - Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- 4. 24-pin products only.
- Caution P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products do not output high level in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



TA = -40 10 + 00 C,	1.0 V \(\sigma\)	/DD ≤ 5.5 V, Vss = 0 V)			1	1	(2/4
Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Output current, low ^{Note 1}	lol1	20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42 30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147				20.0 Note 2	mA
		Per pin for P60, P61				15.0 Note 2	mA
		20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			60.0	mA
		Total of P40 to P42	$2.7~V \leq V_{\text{DD}} < 4.0~V$			9.0	mA
		30-pin products: Total of P00, P01, P40, P120 (When duty $\leq 70\%^{\text{Note 3}}$)	$1.8~V \leq V_{\text{DD}} < 2.7~V$			1.8	mA
		20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			80.0	mA
		Total of P00 to P03 ^{Note 4} ,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			27.0	mA
		P10 to P14, P60, P61 30-pin products: Total of P10 to P17, P30, P31, P50, P51, P60, P61, P147 (When duty \leq 70% ^{Note 3})	$1.8~V \leq V_{\text{DD}} < 2.7~V$			5.4	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$)				140	mA
	IOL2	Per pin for P20 to P23				0.4	mA
		Total of all pins				1.6	mA

(0.14)

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

2. However, do not exceed the total current value.

3. The output current value under conditions where the duty factor \leq 70%.

If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).

• Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and $I_{OL} = 10.0 \text{ mA}$

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- 4. 24-pin products only.
- Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(1/2)

(2) 30-pin products

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit	
Supply	IDD1	Operating	, U I	$f_{\text{IH}} = 24 \; MHz^{\text{Note 3}}$	Basic	$V_{DD} = 5.0 V$		1.5		mA	
current Note 1		mode	main) mode ^{Note 4}		operation	$V_{DD} = 3.0 V$		1.5			
					Normal	$V_{DD} = 5.0 V$		3.7	5.5	mA	
					operation	V _{DD} = 3.0 V		3.7	5.5		
				$f_{\text{IH}} = 16 \; MHz^{\text{Note 3}}$		$V_{DD} = 5.0 V$		2.7	4.0	mA	
						V _{DD} = 3.0 V		2.7	4.0		
			LS (Low-speed	$f_{\text{IH}} = 8 \; MHz^{\text{Note 3}}$		$V_{DD} = 3.0 V$		1.2	1.8	mA	
			main) mode ^{Note 4}			V _{DD} = 2.0 V		1.2	1.8		
			HS (High-speed			Square wave input		3.0	4.6	mA	
			main) mode ^{Note 4} VD			Resonator connection		3.2	4.8		
				$f_{MX} = 20 \text{ MHz}^{Note 2},$		Square wave input		3.0	4.6	mA	
				$V_{DD} = 3.0 V$	$V_{DD} = 3.0 V$		Resonator connection		3.2	4.8	
				$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input		1.9	2.7	mA	
				$V_{DD} = 5.0 V$		Resonator connection		1.9	2.7		
				$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input		1.9	2.7	mA	
				$V_{DD} = 3.0 V$		Resonator connection		1.9	2.7		
			LS (Low-speed	$f_{MX} = 8 MHz^{Note 2}$,		Square wave input		1.1	1.7	mA	
			main) mode ^{Note 4}	$V_{DD} = 3.0 V$		Resonator connection		1.1	1.7		
				$f_{MX} = 8 \text{ MHz}^{Note 2},$		Square wave input		1.1	1.7	mA	
				$V_{DD} = 2.0 V$		Resonator connection		1.1	1.7		

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. When high-speed on-chip oscillator clock is stopped.
- 3. When high-speed system clock is stopped
- 4. Relationship between operation voltage width, operation frequency of CPU and operation mode is as follows.

HS(High speed main) mode: $V_{DD} = 2.7 \text{ V}$ to 5.5 V @1 MHz to 24 MHz $V_{DD} = 2.4 \text{ V}$ to 5.5 V @1 MHz to 16 MHz

LS(Low speed main) mode: $V_{DD} = 1.8 V$ to 5.5 V @1 MHz to 8 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: high-speed on-chip oscillator clock frequency
 - **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$.



2.4 AC Characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$


Items	Symbol		Condition	IS	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main system	HS (High-	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.04167		1	μS
instruction execution time)		clock (fmain) operation	speed main) mode	$2.4~V \leq V_{\text{DD}} < 2.7~V$	0.0625		1	μS
			LS (Low- speed main) mode	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	0.125		1	μS
		During self	HS (High-	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.04167		1	μS
		programming	speed main) mode	$2.4~V \leq V_{\text{DD}} < 2.7~V$	0.0625		1	μS
			LS (Low- speed main) mode	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	0.125		1	μS
External main system clock	fex	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$			1.0		20.0	MHz
frequency		$2.4~V \leq V_{\text{DD}} < 2$	1.0		16.0	MHz		
		$1.8~V \leq V_{\text{DD}} < 2$	$1.8~V \leq V_{\text{DD}} < 2.4~V$				8.0	MHz
External main system clock	texh, texl	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			24			ns
input high-level width, low- level width		$2.4~V \leq V_{\text{DD}} < 2.7~V$			30			ns
		$1.8~V \leq V_{\text{DD}} < 2.4~V$			60			ns
TI00 to TI07 input high-level width, low-level width	t⊓∺, t⊓∟				1/fмск + 10			ns
TO00 to TO07 output	fто	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$					12	MHz
frequency		$2.7~V \leq V_{\text{DD}} < 4$.0 V				8	MHz
		$1.8~V \leq V_{\text{DD}} < 2$.7 V				4	MHz
PCLBUZ0, or PCLBUZ1	f PCL	$4.0~V \leq V_{\text{DD}} \leq 5$.5 V				16	MHz
output frequency		$2.7~V \leq V_{\text{DD}} < 4$.0 V				8	MHz
		$1.8~V \leq V_{\text{DD}} < 2.7~V$					4	MHz
INTP0 to INTP5 input high- level width, low-level width	tın⊤н, tın⊤∟				1			μS
KR0 to KR9 input available width	tкя				250			ns
RESET low-level width	tRSL				10			μs

Remark fMCK: Timer array unit operation clock frequency

(Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))




Minimum Instruction Execution Time during Main System Clock Operation



When the high-speed on-chip oscillator clock is selected During self programming When high-speed system clock is selected _ _ _

_ . _ .

TCY vs VDD (LS (low-speed main) mode)




When the high-speed on-chip oscillator clock is selected


--- During self programming ---. When high-speed system clock is selected



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** R_b [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b [F]: Communication line (SDAr, SCLr) load capacitance, V_b [V]: Communication line voltage
 - **2.** r: IIC Number (r = 00, 20)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number (m = 0,1), n: Channel number (n = 0))
 - 4. Simplified l^2 C mode is supported only by the R5F102 products.



2.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode (TA = -40 to $+85^{\circ}$ C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection supply voltage	VLVDO	Power supply rise time	3.98	4.06	4.14	V
		Power supply fall time	3.90	3.98	4.06	V
	VLVD1	Power supply rise time	3.68	3.75	3.82	V
		Power supply fall time	3.60	3.67	3.74	V
	VLVD2	Power supply rise time	3.07	3.13	3.19	V
		Power supply fall time	3.00	3.06	3.12	V
	VLVD3	Power supply rise time	2.96	3.02	3.08	V
		Power supply fall time	2.90	2.96	3.02	V
	VLVD4	Power supply rise time	2.86	2.92	2.97	V
		Power supply fall time	2.80	2.86	2.91	V
	VLVD5	Power supply rise time	2.76	2.81	2.87	V
		Power supply fall time	2.70	2.75	2.81	V
	VLVD6	Power supply rise time	2.66	2.71	2.76	V
		Power supply fall time	2.60	2.65	2.70	V
	VLVD7	Power supply rise time	2.56	2.61	2.66	V
		Power supply fall time	2.50	2.55	2.60	V
	VLVD8	Power supply rise time	2.45	2.50	2.55	V
		Power supply fall time	2.40	2.45	2.50	V
	VLVD9	Power supply rise time	2.05	2.09	2.13	V
		Power supply fall time	2.00	2.04	2.08	V
	VLVD10	Power supply rise time	1.94	1.98	2.02	V
		Power supply fall time	1.90	1.94	1.98	V
	VLVD11	Power supply rise time	1.84	1.88	1.91	V
		Power supply fall time	1.80	1.84	1.87	V
Minimum pulse width	t∟w		300			μs
Detection delay time					300	μS



<R> 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C)

<R> This chapter describes the following electrical specifications.

Target products G: Industrial applications $T_A = -40$ to $+105^{\circ}C$

<R> R5F102xxGxx

- **Cautions 1.** The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product.
 - **3.** Please contact Renesas Electronics sales office for derating of operation under $T_A = +85^{\circ}C$ to $+105^{\circ}C$. Derating is the systematic reduction of load for the sake of improved reliability.

Remark When the RL78 microcontroller is used in the range of T_A = -40 to +85 °C, see CHAPTER 28 <R> ELECTRICAL SPECIFICATIONS (A: T_A = -40 to +85 °C).

There are following differences between the products "G: Industrial applications ($T_A = -40$ to $+105^{\circ}C$)" and the products "A: Consumer applications, and D: Industrial applications".

Parameter	Арр	lication
	A: Consumer applications, D: Industrial applications	G: Industrial applications
Operating ambient temperature	T _A = -40 to +85°C	T _A = -40 to +105°C
Operating mode	HS (high-speed main) mode:	HS (high-speed main) mode only:
Operating voltage range	$2.7~V \leq V_{\text{DD}} \leq 5.5~V@1~MHz$ to 24 MHz	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$ @ 1 MHz to 24 MHz
	2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$ @1 MHz to 16 MHz
	LS (low-speed main) mode:	
	1.8 V \leq V_{DD} \leq 5.5 V@1 MHz to 8 MHz	
High-speed on-chip oscillator clock	R5F102 products, 1.8 V \leq V_DD \leq 5.5 V:	R5F102 products, 2.4 V \leq V _{DD} \leq 5.5 V:
accuracy	±1.0%@ T _A = -20 to +85°C	±2.0%@ T _A = +85 to +105°C
	$\pm 1.5\%$ @ T _A = -40 to -20°C	±1.0%@ T _A = -20 to +85°C
	R5F103 products, 1.8 V \leq V_DD \leq 5.5 V:	±1.5% @ T _A = -40 to -20°C
	±5.0%@ T _A = -40 to +85°C	
Serial array unit	UART	UART
	CSI: fcLK/2 (supporting 12 Mbps), fcLK/4	CSI: fclk/4
	Simplified I ² C communication	Simplified I ² C communication
Voltage detector	Rise detection voltage: 1.88 V to 4.06 V	Rise detection voltage: 2.61 V to 4.06 V
	(12 levels)	(8 levels)
	Fall detection voltage: 1.84 V to 3.98 V	Fall detection voltage: 2.55 V to 3.98 V
	(12 levels)	(8 levels)

Remark The electrical characteristics of the products G: Industrial applications (T_A = -40 to +105°C) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to 29.1 to 29.10.



3.3 DC Characteristics

3.3.1 Pin characteristics

Γ _A = –40 to +105°C,	$105^{\circ}C, 2.4 V \le V_{DD} \le 5.5 V, V_{SS} = 0 V$						(1/4)
Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{№ote 1}	Іонı	20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42 30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147				-3.0 Note 2	mA
		20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-9.0	mA
		Total of P40 to P42	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-6.0	mA
		30-pin products: Total of P00, P01, P40, P120 (When duty $\leq 70\%^{\text{Note 3}}$)	$2.4~V \leq V_{DD} < 2.7~V$			-4.5	mA
		20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-27.0	mA
		Total of P00 to P03 ^{Note 4} , P10 to P14	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-18.0	mA
		30-pin products: Total of P10 to P17, P30, P31, P50, P51, P147 (When duty \leq 70% ^{Note 3})	$2.4~V \leq V_{\text{DD}} < 2.7~V$			-10.0	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$)				-36.0	mA
	Іон2	Per pin for P20 to P23				-0.1	mA
		Total of all pins				-0.4	mA

Notes 1. value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

- 2. However, do not exceed the total current value.
- 3. The output current value under conditions where the duty factor \leq 70%. If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).
 - Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and $I_{OH} = -10.0$ mA
 - Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- 4. 24-pin products only.
- Caution P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-pin products, and P00, P10 to P15, P17, and P50 for 30-pin products do not output high level in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$								
Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Output current, low ^{Note 1} IoL1	Iol1	20-, 24-pin products: Per pin for P00 to P03 ^{Note 4} , P10 to P14, P40 to P42 30-pin products: Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147				8.5 Note 2	mA	
		Per pin for P60, P61				15.0 Note 2	mA	
		Total of P40 to P42	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			25.5	mA	
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			9.0	mA	
		30-pin products: Total of P00, P01, P40, P120 (When duty $\leq 70\%^{\text{Note 3}}$)	$2.4~V \leq V_{\text{DD}} < 2.7~V$			1.8	mA	
		20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			40.0	mA	
		Total of P00 to P03 ^{Note 4} ,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			27.0	mA	
Ic		P10 to P14, P60, P61 30-pin products: Total of P10 to P17, P30, P31, P50, P51, P60, P61, P147 (When duty \leq 70% ^{Note 3})	$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$			5.4	mA	
		Total of all pins (When duty $\leq 70\%^{Note 3}$)				65.5	mA	
	IOL2	Per pin for P20 to P23				0.4	mA	
		Total of all pins				1.6	mA	

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

2. However, do not exceed the total current value.

3. The output current value under conditions where the duty factor \leq 70%.

If duty factor > 70%: The output current value can be calculated with the following expression (where n represents the duty factor as a percentage).

• Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and I_{OL} = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- **4.** 24-pin products only.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(0/4)

Parameter	Symbol	Condition	s	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Normal input buffer 20-, 24-pin products: P00 to P0)3 ^{№te 2} , P10 to P14,	0.8VDD		Vdd	V
		P40 to P42					
		30-pin products: P00, P01, P1 P40, P50, P51, P120, P147	0 to P17, P30, P31,				
	VIH2	TTL input buffer	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	2.2		VDD	V
		20-, 24-pin products: P10, P11	$3.3~V \leq V_{\text{DD}} < 4.0~V$	2.0		VDD	V
		30-pin products: P01, P10, P11, P13 to P17	$2.4~V \leq V_{\text{DD}} < 3.3~V$	1.5		VDD	V
	VIH3	Normal input buffer P20 to P23		0.7VDD		VDD	V
	VIH4	P60, P61		0.7VDD		6.0	V
	V _{IH5}	P121, P122, P125 ^{Note 1} , P137, I	0.8Vdd		VDD	V	
Input voltage, low	VIL1	Normal input buffer		0		0.2V _{DD}	V
		20-, 24-pin products: P00 to P0 P40 to P42					
		30-pin products: P00, P01, P10 P40, P50, P51, P120, P147) to P17, P30, P31,				
	VIL2	TTL input buffer	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0		0.8	V
		20-, 24-pin products: P10, P11	$3.3~V \leq V_{\text{DD}} < 4.0~V$	0		0.5	V
		30-pin products: P01, P10, P11, P13 to P17	$2.4~V \leq V_{\text{DD}} < 3.3~V$	0		0.32	V
	VIL3	P20 to P23		0		0.3V _{DD}	V
	VIL4	P60, P61		0		0.3V _{DD}	V
	VIL5	P121, P122, P125 ^{Note 1} , P137, B	EXCLK, RESET	0		0.2V _{DD}	V
Output voltage, high	V _{OH1}	20-, 24-pin products:	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	V _{DD} -0.7			V
		P00 to P03 ^{Note 2} , P10 to P14,	loн1 = -3.0 mA				
		P40 to P42 30-pin products:	$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -2.0 \ mA \end{array} \end{array} \label{eq:VDD}$	VDD-0.6			V
		P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147	$\begin{array}{l} 2.4 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -1.5 \ mA \end{array}$	VDD-0.5			V
	Vон2	P20 to P23	Іон2 = -100 <i>µ</i> А	Vdd-0.5			V

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

(3/4)


Notes 1. 20, 24-pin products only.

- **2.** 24-pin products only.
- CautionThe maximum value of VIH of pins P10 to P12 and P41 for 20-pin products, P01, P10 to P12, and P41 for 24-
pin products, and P00, P10 to P15, P17, and P50 for 30-pin products is VDD even in N-ch open-drain mode.High level is not output in the N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



3.5 Peripheral Functions Characteristics

AC Timing Test Point



3.5.1 Serial array unit


(1) During communication at same potential (UART mode) (T_A = -40 to +105°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Transfer rate				fмск/12	bps
Note 1		Theoretical value of the maximum transfer rate $f_{CLK} = f_{MCK}^{Note2}$		2.0	Mbps


Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are: HS (high-speed main) mode: 24 MHz (2.7 V \leq V_{DD} \leq 5.5 V) 16 MHz (2.4 V \leq V_{DD} \leq 5.5 V)
- **Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 2), g: PIM, POM number (g = 0, 1)

- 2. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
 - m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

Symbol	Conditions		HS (high-speed	Unit	
			MIN.	MAX.	
tксүı	$t_{KCY1} \geq 4/f_{CLK}$	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	600		ns
		$2.7~V \leq V_{b} \leq 4.0~V,$			
		C_b = 30 pF, R_b = 1.4 k Ω			
		$2.7~V \leq V_{\text{DD}} < 4.0~V,$	1000		ns
		$2.3~V \leq V_{b} \leq 2.7~V,$			
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4~V \leq V_{\text{DD}} < 3.3~V,$	2300		ns
		$1.6 V \le V_b \le 2.0 V$,			
		C_b = 30 pF, R_b = 5.5 k Ω			
tкн1 $4.0 V \le V_{DD} \le 5.5$		5.5 V, 2.7 V \leq V _b \leq 4.0 V,	tĸcy1/2-150		ns
	$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
	$2.7 \text{ V} \le V_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le V_{\text{b}} \le 2.7 \text{ V},$		tkcy1/2 -340		ns
	$C_b = 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$				
	$2.4 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$		tkcy1/2 –916		ns
	C _b = 30 pF, Rt	_b = 5.5 kΩ			
tĸ∟1	$4.0 V \leq V_{DD} \leq$	5.5 V, 2.7 V \leq V _b \leq 4.0 V,	tксү1/2 –24		ns
			tĸcy1/2 –36		ns
			tkcy1/2 -100		ns
		, , , , ,			
	tксy1	tkcy1 tkcy1 ≥ 4/fcLk tkH1 4.0 V ≤ VDD ≤ Cb = 30 pF, Ri 2.7 V ≤ VDD <	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{tabular}{ c c c c c } \hline trcy1 & trcy1 \geq 4/fc_{LK} & 4.0 \ V \leq V_{DD} \leq 5.5 \ V, & 600 \\ \hline trcy1 & trcy1 \geq 4/fc_{LK} & 4.0 \ V \leq V_{DD} \leq 5.5 \ V, & 600 \\ \hline 2.7 \ V \leq V_b \leq 4.0 \ V, & 2.7 \ V \leq V_b \leq 4.0 \ V, & 2.7 \ V \leq V_{DD} < 4.0 \ V, & 1000 \\ \hline 2.3 \ V \leq V_{DD} < 4.0 \ V, & 1000 \\ \hline 2.3 \ V \leq V_{DD} < 4.0 \ V, & 1000 \\ \hline 2.3 \ V \leq V_{DD} < 4.0 \ V, & 1000 \\ \hline 2.3 \ V \leq V_{DD} < 3.3 \ V, & 1.6 \ V \leq 2.7 \ V, & 2300 \\ \hline 1.6 \ V \leq V_{DD} \leq 5.5 \ V, 2.7 \ V \leq V_b \leq 4.0 \ V, & trcy1/2 - 150 \\ \hline C_b = 30 \ pF, \ R_b = 1.4 \ R\Omega & 1000 \\ \hline tct1 & 4.0 \ V \leq V_{DD} \leq 5.5 \ V, 2.7 \ V \leq V_b \leq 4.0 \ V, & trcy1/2 - 150 \\ \hline C_b = 30 \ pF, \ R_b = 2.7 \ R\Omega & 1000 \\ \hline tct1 & 4.0 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, & trcy1/2 - 340 \\ \hline C_b = 30 \ pF, \ R_b = 5.5 \ R\Omega & 1000 \\ \hline tct1 & 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, & trcy1/2 - 916 \\ \hline C_b = 30 \ pF, \ R_b = 5.5 \ R\Omega & 1000 \\ \hline tct1 & 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, & trcy1/2 - 24t \\ \hline C_b = 30 \ pF, \ R_b = 1.4 \ R\Omega & 1000 \\ \hline tct1 & 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, & trcy1/2 - 24t \\ \hline C_b = 30 \ pF, \ R_b = 1.4 \ R\Omega & 1000 \\ \hline tct1 & 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, & trcy1/2 - 24t \\ \hline C_b = 30 \ pF, \ R_b = 1.4 \ R\Omega & 1000 \\ \hline tcy1/2 \ -24t \ C_b = 30 \ pF, \ R_b = 2.7 \ R\Omega & 1000 \\ \hline tcy1/2 \ -24t \ C_b = 30 \ pF, \ R_b = 2.7 \ R\Omega & 1000 \\ \hline tcy1/2 \ -24t \ C_b = 30 \ pF, \ R_b = 2.7 \ R\Omega & 1000 \\ \hline tcy1/2 \ -24t \ C_b = 30 \ pF, \ R_b = 2.7 \ R\Omega & 1000 \\ \hline tcy1/2 \ -24t \ C_b = 30 \ pF, \ R_b = 2.7 \ R\Omega & 1000 \\ \hline tcy1/2 \ -24t \ C_b = 30 \ pF, \ R_b = 2.7 \ R\Omega & 1000 \\ \hline tcy1/2 \ -24t \ C_b = 30 \ pF, \ R_b = 2.7 \ R\Omega & 1000 \\ \hline tcy1/2 \ -24t \ C_b = 30 \ pF, \ R_b = 2.7 \ R\Omega & 1000 \\ \hline tcy1/2 \ -24t \ C_b = 30 \ PF, \ R_b = 2.7 \ R\Omega & 1000 \\ \hline tcy1/2 \ -24t \ C_b = 30 \ PF, \ R_b = 2.7 \ R\Omega & 1000 \\ \hline tcy1/2 \ -24t \ C_b = 300 \ PF, \ R_b = 2.7 \ R\Omega & 1000 \\ \hline tcy1/2 \ -24t \ C_b = 300 \ PF, \ R_b = 2.7 \ R\Omega & 1000 \\ \hline tcy1/2 \ -24t \ C_b = 300 \ PF, \ R_b$	$\begin{tabular}{ c c c c c c } \hline WIN. & MAX. \\ \hline WIN. & WAX. \\ \hline WIN. & WIN. \\ \hline WIN. & WIN.$

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

- Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register 1 (PIM1) and port output mode register 1 (POM1). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
 - 2. CSI01 and CSI11 cannot communicate at different potential.
- **Remarks 1.** R_b [Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b [F]: Communication line (SCKp, SOp) load capacitance, V_b [V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20)



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)


Parameter	Symbol	Conditions	HS (high-spee	Unit	
			MIN.	MAX.	
SIp setup time (to SCKp↑) _{Note}	tsik1	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 1.4 \ k\Omega \end{array}$	162		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$	354		ns
		$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 5.5 \ k\Omega \end{array}$	958		ns
Slp hold time (from SCKp↑) ^{№te}	tksii	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	38		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$	38		ns
		$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	38		ns
Delay time from SCKp↓ to SOp output ^{Note}	tkso1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$		200	ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$		390	ns
		$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 5.5 \ k\Omega \end{array}$		966	ns

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = 0 \text{ V})$

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

(Cautions and Remarks are listed on the next page.)





CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

Remark p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0)



- **Notes 1.** Excludes quantization error ($\pm 1/2$ LSB).
 - **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
 - 3. When AV_{REFP} < V_{DD}, the MAX. values are as follows. Overall error: Add ± 1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}. Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}. Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when AV_{REFP} = V_{DD}.
 - 4. Refer to 29.6.2 Temperature sensor/internal reference voltage characteristics.
- (2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI22

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{\text{REFP}}, \text{Reference voltage (-)} = 100^{\circ}\text{C}, 1$	
AVREFM = 0 V)	

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	Res			8		10	bit
Overall error Note 1	AINL	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}			1.2	±5.0	LSB
Conversion time	t CONV	10-bit resolution	10-bit resolution $3.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$			39	μS
		Target ANI pin: ANI16 to ANI22	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μs
			$2.4~V \le V \text{DD} \le 5.5~V$	17		39	μs
Zero-scale error Notes 1, 2	EZS	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}				±0.35	%FSR
Full-scale error Notes 1, 2	EFS	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}				±0.35	%FSR
Integral linearity error Note 1	ILE	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}				±3.5	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}				±2.0	LSB
Analog input voltage	VAIN	ANI16 to ANI22		0		AVREFP and VDD	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When $AV_{REFP} \leq V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/ Differential linearity error: Add ± 2.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.



3.9 Dedicated Flash Memory Programmer Communication (UART)


Parameter Sym		Conditions	MIN. TYP.		MAX.	Unit			
Transfer rate		During serial programming	115,200		1,000,000	bps			

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

3.10 Timing of Entry to Flash Memory Programming Modes

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset are released before external release			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset are released before external release	10			μS
Time to hold the TOOL0 pin at the low level after the external reset is released	tно	POR and LVD reset are released before external release	1			ms
(excluding the processing time of the firmware to control the flash memory)						



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
 - $t_{\text{su:}}$ Time to release the external reset after the TOOL0 pin is set to the low level
 - the: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.